数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8811U/2DA/1 数据表(PDF) 50 Page - NXP Semiconductors

部件名 PCF8811U/2DA/1
功能描述  80 x 128 pixels matrix LCD driver
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 50 Page - NXP Semiconductors

Back Button PCF8811U/2DA/1 Datasheet HTML 46Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 47Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 48Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 49Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 50Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 51Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 52Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 53Page - NXP Semiconductors PCF8811U/2DA/1 Datasheet HTML 54Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 73 page
background image
2004 May 17
50
Philips Semiconductors
Product specification
80
× 128 pixels matrix LCD driver
PCF8811
20 I2C-BUS INTERFACE TIMING CHARACTERISTICS
VDD1 = 1.8 V to 3.3 V; VSS =0V; VLCD = maximum 9.0 V; Tamb = −40 °C to +85 °C; note 1; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Fs-mode; see Fig.41
fSCLH
SCLH clock frequency
0
400
kHz
tSU;STA
set-up time (repeated) START
condition
600
−−
ns
tHD;STA
hold time (repeated) START
condition
600
−−
ns
tLOW
LOW period of the SCLH clock
1300
−−
ns
tHIGH
HIGH period of the SCLH clock
600
−−
ns
tSU;DAT
data set-up time
100
−−
ns
tHD;DAT
data hold time
0
900
ns
tr
SCL and SDA rise time
note 2
20 + 0.1Cb
300
ns
tf
SCL and SDA fall time
note 2
20 + 0.1Cb
300
ns
Cb
capacitive load represented by
each bus line
−−
400
pF
tSU;STO
set-up time for STOP condition
600
−−
ns
tSP
tolerable spike width on bus
−−
50
ns
tBUF
bus free time between START
and STOP condition
1300
−−
ns
VnL
noise margin at the LOW level
for each connected device
(including hysteresis)
0.1VDD1
−−
V
VnH
noise margin at the HIGH-level
for each connected device
(including hysteresis)
0.2VDD1
−−
V
Hs-mode; see Fig.42
fSCLH
SCLH clock frequency
0
3.4
MHz
tSU;STA
set-up time (repeated) START
condition
160
−−
ns
tHD;STA
hold time (repeated) START
condition
160
−−
ns
tLOW
LOW period of the SCLH clock
160
−−
ns
tHIGH
HIGH period of the SCLH clock
60
−−
ns
tSU;DAT
data set-up time
10
−−
ns
tHD;DAT
data hold time
20
70
ns
trCL
rise time of the SCLH signal
10
40
ns
trCL1
rise time of the SCLH signal
after the acknowledge bit
10
80
ns
tfCL
fall time of the SCLH signal
10
40
ns
trDA
rise time of the SDAH signal
10
80
ns
tfCL1
fall time of the SCLH signal
10
80
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com