PCF8811USLASH2DASLASH1 datasheet(51/73 Pages) PHILIPS

51 / 73 page

2004 May 17

Philips Semiconductors

Product speciﬁcation

× 128 pixels matrix LCD driver

PCF8811

Notes

1. All specified output timings are based on 20 % and 80 % of VDD1.

2. Cb = 100 pF total capacitance of one bus line.

tSU;STO

set-up time for STOP condition

160

−−

Cb2

capacitive load for the SDAH

and SCLH lines

note 2

−−

100

capacitive load for the

SDAH + SDA line and

SCLH + SCL line

note 2

−−

400

tSP

tolerable spike width on bus

−−

5ns

VnL

noise margin at the LOW-level

for each connected device

(including hysteresis)

0.1VDD1

−−

VnH

noise margin at the HIGH-level

for each connected device

(including hysteresis)

0.2VDD1

−−

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

handbook, full pagewidth

MSC610

tSU;STO

tSU;STA

tHD;STA

tHIGH

tLOW

tSU;DAT

tHD;DAT

SDA

SCL

tBUF

tSP

tHD;STA

Fig.41 I2C-bus timing diagram (Fs-mode).

S = Start.

Sr = Start repeated.

P = Stop.

PCF8811U/2DA/1 数据表(PDF) 51 Page - NXP Semiconductors

PCF8811U/2DA/1 数据表(HTML) 51 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载