数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS5463-ISZ 数据表(PDF) 9 Page - Cirrus Logic

部件名 CS5463-ISZ
功能描述  Single Phase, Bi-directional Power/Energy IC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5463-ISZ 数据表(HTML) 9 Page - Cirrus Logic

Back Button CS5463-ISZ Datasheet HTML 5Page - Cirrus Logic CS5463-ISZ Datasheet HTML 6Page - Cirrus Logic CS5463-ISZ Datasheet HTML 7Page - Cirrus Logic CS5463-ISZ Datasheet HTML 8Page - Cirrus Logic CS5463-ISZ Datasheet HTML 9Page - Cirrus Logic CS5463-ISZ Datasheet HTML 10Page - Cirrus Logic CS5463-ISZ Datasheet HTML 11Page - Cirrus Logic CS5463-ISZ Datasheet HTML 12Page - Cirrus Logic CS5463-ISZ Datasheet HTML 13Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 44 page
background image
CS5463
DS678PP1
9
VOLTAGE REFERENCE
Notes: 8. The voltage at VREFOUT is measured across the temperature range. From these measurements the
following formula is used to calculate the VREFOUT Temperature Coefficient:.
9. Specified at maximum recommended output of 1 µA, source or sink.
DIGITAL CHARACTERISTICS
•
Min / Max characteristics and specifications are guaranteed over all Operating Conditions.
•
Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C.
•
VA+ = VD+ = 5V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V.
•
MCLK = 4.096 MHz.
Parameter
Symbol
Min
Typ
Max
Unit
Reference Output
Output Voltage
VREFOUT
+2.4
+2.5
+2.6
V
Temperature Coefficient
(Note 8)
TCVREF
-
25
60
ppm/°C
Load Regulation
(Note 9)
∆VR
-6
10
mV
Reference Input
Input Voltage Range
VREFIN
+2.4
+2.5
+2.6
V
Input Capacitance
-
4
-
pF
Input CVF Current
-
25
-
nA
Parameter
Symbol
Min
Typ
Max
Unit
Master Clock Characteristics
Master Clock Frequency
Internal Gate Oscillator (Note 11) MCLK
2.5
4.096
20
MHz
Master Clock Duty Cycle
40
-
60
%
CPUCLK Duty Cycle
(Note 12 and 13)
40
-
60
%
Filter Characteristics
Phase Compensation Range
(Voltage Channel, 60 Hz)
-2.8
-
+2.8
°
Input Sampling Rate
DCLK = MCLK/K
-
DCLK/8
-
Hz
Digital Filter Output Word Rate
(Both Channels) OWR
-
DCLK/1024
-
Hz
High-pass Filter Corner Frequency
-3 dB
-
0.5
-
Hz
Full-scale DC Calibration Range (Referred to Input) (Note 14) FSCR
25
-
100
%F.S.
Channel-to-channel Time-shift Error
(Note 15)
1.0
µs
Input/Output Characteristics
High-level Input Voltage
All Pins Except XIN and SCLK and RESET
XIN
SCLK and RESET
VIH
0.6 VD+
(VD+) - 0.5
0.8 VD+
-
-
-
-
-
-
V
V
V
Low-level Input Voltage (VD = 5 V)
All Pins Except XIN and SCLK and RESET
XIN
SCLK and RESET
VIL
-
-
-
-
-
-
0.8
1.5
0.2 VD+
V
V
V
(VREFOUTMAX - VREFOUTMIN)
VREFOUTAVG
(
1
T
AMAX - TAMIN
(
1.0 x 10
(
6
TC
VREF =



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com