数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5463-ISZ 数据表(PDF) 14 Page - Cirrus Logic

部件名 CS5463-ISZ
功能描述  Single Phase, Bi-directional Power/Energy IC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5463-ISZ 数据表(HTML) 14 Page - Cirrus Logic

Back Button CS5463-ISZ Datasheet HTML 10Page - Cirrus Logic CS5463-ISZ Datasheet HTML 11Page - Cirrus Logic CS5463-ISZ Datasheet HTML 12Page - Cirrus Logic CS5463-ISZ Datasheet HTML 13Page - Cirrus Logic CS5463-ISZ Datasheet HTML 14Page - Cirrus Logic CS5463-ISZ Datasheet HTML 15Page - Cirrus Logic CS5463-ISZ Datasheet HTML 16Page - Cirrus Logic CS5463-ISZ Datasheet HTML 17Page - Cirrus Logic CS5463-ISZ Datasheet HTML 18Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 44 page
background image
CS5463
14
DS678PP1
4. THEORY OF OPERATION
The CS5463 is a dual-channel analog-to-digital convert-
er (ADC) followed by a computation engine that per-
forms
power
calculations
and
energy-to-pulse
conversion. The data flow for the voltage and current
channel measurement and the power calculation algo-
rithms are depicted in Figure 3 and 4, respectively.
The analog inputs are structured with two dedicated
channels, voltage and current, then optimized to simpli-
fy interfacing to various sensing elements.
The voltage-sensing element introduces a voltage
waveform on the voltage channel input VIN± and is sub-
ject to a gain of 10x. A second-order delta-sigma modu-
lator samples the amplified signal for digitization.
Simultaneously, the current sensing element introduces
a voltage waveform on the current channel input IIN±
and is subject to the two selectable gains of the pro-
grammable gain amplifier (PGA). The amplified signal is
sampled by a fourth-order delta-sigma modulator for
digitization. Both converters sample at a rate of
MCLK/8, the over-sampling provides a wide dynamic
range and simplified anti-alias filter design.
4.1 Digital Filters
The decimating digital filters on both channels are Sinc3
filters followed by 4th-order IIR filters. The single-bit
data is passed to the low-pass decimation filter and out-
put at a fixed word rate. The output word is passed to an
optional IIR filter to compensate for the magnitude
roll-off of the low-pass filtering operation.
An optional digital high-pass filter (HPF in Figure 3) re-
moves any DC component from the selected signal
path. By removing the DC component from the voltage
and/or the current channel, any DC content will also be
removed from the calculated active power as well. With
both HPFs enabled the DC component will be removed
from the calculated VRMS and IRMS as well as the appar-
ent power.
When the optional HPF in either channel is disabled an
all-pass filter (APF) is implemented. The APF has an
amplitude response that is flat within the channel band-
width and is used for matching phase in systems where
one HPF is engaged.
4.2 Voltage and Current Measurements
The digital filter output word is then subject to a DC off-
set adjustment and a gain calibration (See Section 7.
System Calibration
on page 36). The calibrated mea-
surement is available by reading the instantaneous volt-
age and current registers
The Root Mean Square (RMS in Figure 4) calculations
are performed on N instantaneous voltage and current
samples, Vn and In respectively (where N is the cycle
count), using the formula:
and likewise for VRMS, using Vn. IRMS and VRMS are ac-
cessible by register reads, which are updated once ev-
ery cycle count (referred to as a computational cycle).
4.3 Power Measurements
The instantaneous voltage and current samples are
multiplied to obtain the instantaneous power (see Fig-
ure 3). The product is then averaged over N conver-
sions to compute active power and is used to drive
energy pulse outputs E1. Energy output E2 is select-
able, providing an energy sign or a pulse output that is
proportional to the apparent power. Energy output E3
VOLTAGE
SINC3
+
X
V*
gn
CURRENT
SINC3
+
X
I*
gn
DELAY
REG
DELAY
REG
I
DCoff*
V
DCoff*
PGA
+
+
Σ
Σ
Configuration Register *
Digital Filter
Digital Filter
HPF
2nd Order
∆Σ
Modulator
4th Order
∆Σ
Modulator
x10
X
X
SYS
Gain*
PC6 PC5 PC4 PC3 PC2 PC1 PC0
6
*DENOTES REGISTER NAME.
DELAY
REG
DELAY
REG
HPF
V
Q
*
XVDEL XIDEL
0
1
2
2322
87
...
Operational Modes Register *
+
X
+
Σ
X
X
Q*
2
π
X
V *
P*
I *
VHPF
IHPF
65
ε*
PMF
HPF
PMF
IIR
IIR
3
IIR
4
Figure 3. Data Measurement Flow Diagram.
IRMS
In
n0
=
N1
N
---------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com