CS5463-ISZ datasheet(19/44 Pages) CIRRUS

19 / 44 page

CS5463

DS678PP1

Output pin E3 is high when the line voltage is positive

and pin E3 is low when the line voltage is negative.

5.5.5 PFMON Output Mode

Setting bit E3MODE1:0 = 1 in the Operational Mode

outputs the PFMON comparator on pin E3.

Figure 8 illustrates the output format with PFMON on E3

When PFMON is greater then the threshold, pin E3 is

high and when PFMON is less then the threshold pin E3

is low.

5.5.6 Design Example

EXAMPLE #1:

The maximum rated levels for a power line meter are

250 V rms and 20 A rms. The required number of puls-

es-per-second on E1 is 100 pulses per second

(100 Hz), when the levels on the power line are

220 V rms and 15 A rms.

With a 10x gain on the voltage and current channel the

maximum input signal is 250 mVP. (See Section 5.1 An-

alog Inputs

on page 16.) To prevent over-driving the

channel inputs, the maximum rated rms input levels will

voltage level at the channel inputs will be 150 mV rms

when the maximum rated levels on the power lines are

250 V rms and 20 A rms.

Solving for PulseRate using the transfer function:

Therefore with PF = 1 and:

the pulse rate is:

and the PulseRateE Register is set to:

with MCLK = 4.096 MHz and K = 1.

5.6 Sag and Fault Detect Feature

Status bit VSAG and IFAULT in the Status Register, in-

dicates a sag occurred in the power line voltage and

current, respectively. For a sag condition to be identi-

fied, the absolute value of the instantaneous voltage or

current must be less than the sag level for more then

half of the sag duration (see Figure 9).

To activate Voltage Sag detect, a voltage sag level must

be specified in the Voltage Sag Level Register (VSA-

GLevel), and a voltage sag duration must be specified in

the Voltage Sag Duration Register (VSAGDuration). To

activate Current Fault detect, a current sag level must

be specified in the Current Fault Level Register (ISA-

GLevel), and a current sag duration must be specified in

the Current Fault Duration Register (ISAGDuration). The

voltage and current sag levels are specified as the aver-

age of the absolute instantaneous voltage and current,

respectively. Voltage and current sag duration is speci-

fied in terms of ADC cycles.

5.7 On-chip Temperature Sensor

The on-chip temperature sensor is designed to assist in

characterizing the measurement element over a desired

temperature range. Once a temperature characteriza-

tion is performed, the temperature sensor can then be

utilized to assist in compensating for temperature drift.

Temperature measurements are performed during con-

tinuous conversions and stored in the Temperature

. The Temperature Register (T) default is Cel-

sius scale (oC). The Temperature Gain Register (Tgain)

and Temperature Offset Register (Toff) are constant val-

ues allowing for temperature scale conversions.

Above PFMON Threshold

Below PFMON Threshold

Figure 8. PFMON output to pin E3

PulseRate

FREQP VREFIN

VIN VGAIN

IIN

IGAIN

---------------------------------------------------------------------------------------------

VIN

220V

150mV

() 250V

()

⁄

()

132mV

IIN

15A

150mV

() 20A

()

⁄

()

112.5mV

PulseRate

100 2.5

0.132 10

0.1125

-----------------------------------------------------------------

420.8754Hz

PulseRateE

PulseRate

MCLK K

⁄

() 2048

⁄

----------------------------------------

0.2104377

Level

Duration

Figure 9. Sag and Fault Detect

CS5463-ISZ 数据表(PDF) 19 Page - Cirrus Logic

CS5463-ISZ 数据表(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

CS5463-ISZ 数据表(PDF) 19 Page - Cirrus Logic

CS5463-ISZ 数据表(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载