数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB3280 数据表(PDF) 8 Page - Microchip Technology

部件名 USB3280
功能描述  Hi-Speed USB Device PHY with UTMI Interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB3280 数据表(HTML) 8 Page - Microchip Technology

Back Button USB3280 Datasheet HTML 4Page - Microchip Technology USB3280 Datasheet HTML 5Page - Microchip Technology USB3280 Datasheet HTML 6Page - Microchip Technology USB3280 Datasheet HTML 7Page - Microchip Technology USB3280 Datasheet HTML 8Page - Microchip Technology USB3280 Datasheet HTML 9Page - Microchip Technology USB3280 Datasheet HTML 10Page - Microchip Technology USB3280 Datasheet HTML 11Page - Microchip Technology USB3280 Datasheet HTML 12Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
USB3280
DS00001898A-page 8
 2004 - 2015 Microchip Technology Inc.
TABLE 4-2:
DATA INTERFACE SIGNALS
Name
Direction
Active
Level
Description
DATA[7:0]
(D7)
.
.
.
(D0)
Bidirectional
High
Data bus. 8-bit Bidirectional mode.
TXVALID
DATA[7:0]
0
output
1
input
TXVALID
(TXV)
Input
High
Transmit Valid.
Indicates that the DATA bus is valid for transmit. The
assertion of TXVALID initiates the transmission of SYNC on the USB
bus. The negation of TXVALID initiates EOP on the USB.
Control inputs (OPMODE[1:0], TERMSELECT,XCVRSELECT) must not
be changed on the de-assertion or assertion of TXVALID. The PHY
must be in a quiescent state when these inputs are changed.
TXREADY
(TXR)
Output
High
Transmit Data Ready.
If TXVALID is asserted, the SIE must always
have data available for clocking into the TX Holding Register on the
rising edge of CLKOUT. TXREADY is an acknowledgement to the SIE
that the transceiver has clocked the data from the bus and is ready for
the next transfer on the bus. If TXVALID is negated, TXREADY can
be ignored by the SIE.
RXVALID
(RXV)
Output
High
Receive Data Valid.
Indicates that the DATA bus has received valid
data. The Receive Data Holding Register is full and ready to be
unloaded. The SIE is expected to latch the DATA bus on the rising edge
of CLKOUT.
RXACTIVE
(RXA)
Output
High
Receive Active.
Indicates that the receive state machine has detected
Start of Packet and is active.
RXERROR
(RXE)
Output
High
Receive Error
.
0: Indicates no error.
1: Indicates a receive error has been detected.
This output is clocked with the same timing as the receive DATA lines
and can occur at anytime during a transfer.
TABLE 4-3:
USB I/O SIGNALS
Name
Direction
Active
Level
Description
DP
I/O
N/A
USB Positive Data Pin.
DM
I/O
N/A
USB Negative Data Pin.
TABLE 4-4:
BIASING AND CLOCK OSCILLATOR SIGNALS
Name
Direction
Active
Level
Description
RBIAS
(RB)
Input
N/A
External 1% bias resistor.
Requires a 12kΩ resistor to ground.
Used for setting HS transmit current level and on-chip termination
impedance.
XI/XO
Input
N/A
External crystal.
24MHz crystal connected from XI to XO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com