数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FS32K142BHTXVLLTR 数据表(PDF) 35 Page - NXP Semiconductors

部件名 FS32K142BHTXVLLTR
功能描述  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FS32K142BHTXVLLTR 数据表(HTML) 35 Page - NXP Semiconductors

Back Button FS32K142BHTXVLLTR Datasheet HTML 31Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 32Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 33Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 34Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 35Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 36Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 37Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 38Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 100 page
background image
NOTE
Please refer to External System Oscillator electrical
specifications for EXTAL/XTAL pins.
5.8 Device clock specifications
Table 26. Device clock specifications 1
Symbol
Description
Min.
Max.
Unit
High Speed run mode2
fSYS
System and core clock
112
MHz
fBUS
Bus clock
56
MHz
fFLASH
Flash clock
28
MHz
Normal run mode (S32K11x series)
fSYS
System and core clock
48
MHz
fBUS
Bus clock
48
MHz
fFLASH
Flash clock
24
MHz
Normal run mode (S32K14x series) 3
fSYS
System and core clock
80
MHz
fBUS
Bus clock
404
MHz
fFLASH
Flash clock
26.67
MHz
Normal run mode (S32K14xW series) 5
fSYS
System and core clock
80
MHz
fBUS
Bus clock
404
MHz
fFLASH
Flash clock
20
MHz
VLPR mode (S32K1xx series)6
fSYS
System and core clock
4
MHz
fBUS
Bus clock
4
MHz
fFLASH
Flash clock
1
MHz
fERCLK
External reference clock
16
MHz
VLPR mode (S32K14xW series)6
fSYS
System and core clock
1
MHz
fBUS
Bus clock
1
MHz
fFLASH
Flash clock
0.25
MHz
fERCLK
External reference clock
TBD
MHz
1. Refer to the section Feature comparison for the availability of modes and other specifications.
2. Only available on some devices. See section Feature comparison.
3. With SPLL as system clock source.
4. 48 MHz when fSYS is 48 MHz
5. With SPLL as system clock source.
6. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any
other module.
I/O parameters
S32K1xx Data Sheet, Rev. 12, 02/2020
NXP Semiconductors
35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com