数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FS32K142BHTXVLLTR 数据表(PDF) 40 Page - NXP Semiconductors

部件名 FS32K142BHTXVLLTR
功能描述  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FS32K142BHTXVLLTR 数据表(HTML) 40 Page - NXP Semiconductors

Back Button FS32K142BHTXVLLTR Datasheet HTML 36Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 37Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 38Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 39Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 40Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 41Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 42Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 43Page - NXP Semiconductors FS32K142BHTXVLLTR Datasheet HTML 44Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 100 page
background image
System Clock Generation (SCG) specifications
6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications
Table 29. Fast internal RC Oscillator electrical specifications for S32K1xx series
Symbol
Parameter1
Value
Unit
Min.
Typ.
Max.
FFIRC
FIRC target frequency
48
MHz
ΔF
Frequency deviation across process, voltage, and
temperature < 105°C
±0.5
±1
%FFIRC
ΔF125
Frequency deviation across process, voltage, and
temperature < 125°C
±0.5
±1.1
%FFIRC
TStartup
Startup time
3.4
5
µs2
TJIT, 3
Cycle-to-Cycle jitter
300
500
ps
TJIT3
Long term jitter over 1000 cycles
0.04
0.1
%FFIRC
1. With FIRC regulator enable
2. Startup time is defined as the time between clock enablement and clock availability for system use.
3. FIRC as system clock
Table 30. Fast internal RC Oscillator electrical specifications for S32K14xW series
Symbol
Parameter1
Value
Unit
Min.
Typ.
Max.
FFIRC
FIRC target frequency
48
MHz
ΔF
Frequency deviation across process, voltage, and
temperature
±0.5
±1.4
%FFIRC
TStartup
Startup time
3.4
5
µs2
TJIT, 3
Cycle-to-Cycle jitter
300
500
ps
TJIT3
Long term jitter over 1000 cycles
0.04
0.1
%FFIRC
1. With FIRC regulator enable
2. Startup time is defined as the time between clock enablement and clock availability for system use.
3. FIRC as system clock
NOTE
Fast internal RC oscillator is compliant with LIN when device
is used as a slave node.
6.2.3
System Clock Generation (SCG) specifications
S32K1xx Data Sheet, Rev. 12, 02/2020
40
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com