数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IIS2DLPC 数据表(PDF) 23 Page - STMicroelectronics

部件名 IIS2DLPC
功能描述  MEMS digital output motion sensor: high-performance ultra-low-power 3-axis accelerometer for industrial applications
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

IIS2DLPC 数据表(HTML) 23 Page - STMicroelectronics

Back Button IIS2DLPC Datasheet HTML 19Page - STMicroelectronics IIS2DLPC Datasheet HTML 20Page - STMicroelectronics IIS2DLPC Datasheet HTML 21Page - STMicroelectronics IIS2DLPC Datasheet HTML 22Page - STMicroelectronics IIS2DLPC Datasheet HTML 23Page - STMicroelectronics IIS2DLPC Datasheet HTML 24Page - STMicroelectronics IIS2DLPC Datasheet HTML 25Page - STMicroelectronics IIS2DLPC Datasheet HTML 26Page - STMicroelectronics IIS2DLPC Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 69 page
background image
DocID031788 Rev 4
23/69
IIS2DLPC
Terminology and functionality
69
3.2.2
Single data conversion on demand mode
The device features a single data conversion on demand mode which is valid for both sets
of operating modes (low-noise disabled or enabled) in the 4 low-power modes. This mode is
enabled by writing the MODE[1:0] bits to '10' in CTRL1 (20h). Low power modes are
selected by writing the LP_MODE[1:0] bits in CTRL1 (20h).
The trigger for output data generation can be managed through the I2C/SPI or by applying a
clock signal on the INT2 pin acting here as an input by writing the SLP_MODE_ SEL bit in
CTRL3 (22h):
When SLP_MODE_SEL = '0', output data generation is triggered by the clock signal on
the INT2 pin (see Figure 5).
When SLP_MODE_SEL = '1', output data generation starts when the SLP_MODE_1
bit is set to '1' logic through the I2C/SPI. When XL data are available in the registers,
this bit is automatically set to '0' and the device is ready for another triggered session.
Output data are generated according to the selected low-power mode.
When output data is saved in an output register or FIFO, the device goes to power-down
mode and waits for a new trigger.
All ODRs in the range from 0 to up to 200 Hz are supported due to the INT2 clock input.
A DRDY signal or FIFO flags are available on the INT1 pin.
Power consumption is the same as that of standard low-power modes for the same ODR.
Figure 5. Single data conversion on demand functionality
At the end of turn-on time T_on, the DRDY interrupt is activated, output data are available to
be read and the device goes into power-down. T_on values depend on the low-power mode
as follows:
T_on (typ.) =
1.20 ms for Low-Power Mode 1
1.70 ms for Low-Power Mode 2
2.30 ms for Low-Power Mode 3
3.55 ms for Low-Power Mode 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com