数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPF5024AMBA0ES 数据表(PDF) 70 Page - NXP Semiconductors

部件名 MPF5024AMBA0ES
功能描述  Power management integrated circuit (PMIC) for high performance applications
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MPF5024AMBA0ES 数据表(HTML) 70 Page - NXP Semiconductors

Back Button MPF5024AMBA0ES Datasheet HTML 66Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 67Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 68Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 69Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 70Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 71Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 72Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 73Page - NXP Semiconductors MPF5024AMBA0ES Datasheet HTML 74Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 93 page
background image
NXP Semiconductors
PF5024
Power management integrated circuit (PMIC) for high performance applications
PF5024
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2020. All rights reserved.
Product data sheet
Rev. 1 — 15 April 2020
70 / 93
WD_EVENT_CNT
reset by Fail-safe
Transition
WD_EVENT_CNT
reset by MCU
aaa-028075
WD_EVENT_CNT
WD EVENT
WD EVENT
WD EVENT
WD EVENT
WD EVENT
WD EVENT
FAIL-SAFE
TRANSITION
n =
WD_MAX
_CNT
5
4
3
2
1
0
Figure 31. Watchdog event counter
16 I2C register map
The PF5024 provides a complete set of registers for control and diagnostics of the PMIC
operation. The configuration of the device is done at two different levels.
At first level, the OTP mirror registers provide the default hardware and software
configuration for the PMIC upon power up. These are one-time programmable and
should be defined during the system development phase, and are not meant to be
modified during the application. See Section 17 "OTP/TBB and hardwire default
configurations" for the OTP configuration feature.
At a second level, the PF5024 provides a set of functional registers intended for
system configuration and diagnostics during the system operation. These registers are
accessible during the system On state and can be modified at any time by the system
control unit.
The device ID register provides general information about the PMIC:
• DEVICE_FAM[3:0]: indicates the PF50x0 family of devices.
0101 (fixed)
• DEVICE_ID[3:0]: provides the device type identifier
0100 = PF5024 QM
1100 = PF5024 ASIL B
Registers 0x02 and 0x03 provide a customizable program ID registers to identify the
specific OTP configuration programmed in the part.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com