PCF8536AT datasheet(33/54 Pages) NXP

33 / 54 page

PCA85233

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 12 November 2018

33 of 54

NXP Semiconductors

PCA85233

Automotive 80 × 4 LCD driver for low multiplex rates

13. Dynamic characteristics

Table 21.

Dynamic characteristics

VDD = 1.8 V to 5.5 V; VSS = 0 V; VLCD = 2.5 V to 8.0 V; Tamb = 40 C to +105 C; unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Clock

Internal: output pin CLK

fclk

clock frequency

FF = VDD

[1][2] 2630

3600

4680

FF = VSS

[1][2] 3855

5280

6865

ffr

frame frequency

FF = VDD

150

FF = VSS

220

f

frame frequency variation

FF = VDD; see Figure 22

110

150

195

FF = VSS; see Figure 22

161

220

286

External: input pin CLK

fclk(ext)

external clock frequency

[2] 800

7000

tclk(H)

HIGH-level clock time

s

tclk(L)

LOW-level clock time

s

Synchronization: input pin SYNC

tPD(SYNC_N) SYNC propagation delay

tSYNC_NL

SYNC LOW time

s

Outputs: pins BP0 to BP3 and S0 to S79

tPD(drv)

driver propagation delay

VLCD = 5 V

s

I2C-bus: timing[3]

Pin SCL

fSCL

SCL clock frequency

400

kHz

tHIGH

HIGH period of the SCL

clock

0.6

s

tLOW

LOW period of the SCL

clock

1.3

s

Pin SDA

tSU;DAT

data set-up time

100

tHD;DAT

data hold time

PCF8536AT 数据表(PDF) 33 Page - NXP Semiconductors

PCF8536AT 数据表(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载