 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TMS320F28069MPZPQ 数据表(PDF) 37 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F28069MPZPQ 数据表(HTML) 37 Page - Texas Instruments |
|
|
37 / 181 page  37 TMS320F28069, TMS320F28069F, TMS320F28069M, TMS320F28068F, TMS320F28068M TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064 TMS320F28063, TMS320F28062, TMS320F28062F www.ti.com SPRS698H – NOVEMBER 2010 – REVISED MARCH 2020 Submit Documentation Feedback Product Folder Links: TMS320F28069 TMS320F28069F TMS320F28069M TMS320F28068F TMS320F28068M TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062 TMS320F28062F Specifications Copyright © 2010–2020, Texas Instruments Incorporated 5.13 Clock Specifications 5.13.1 Device Clock Table This section provides the timing requirements and switching characteristics for the various clock options available on the 2806x MCUs. Table 5-5 lists the cycle times of various clocks. (1) Lower LSPCLK will reduce device power consumption. (2) This is the default reset value if SYSCLKOUT = 90 MHz. Table 5-5. 2806x Clock Table and Nomenclature (90-MHz Devices) MIN NOM MAX UNIT SYSCLKOUT tc(SCO), Cycle time 11.11 500 ns Frequency 2 90 MHz LSPCLK(1) tc(LCO), Cycle time 11.11 44.4(2) ns Frequency 22.5(2) 90 MHz ADC clock tc(ADCCLK), Cycle time 22.22 ns Frequency 45 MHz (1) The PLLLOCKPRD register must be updated based on the number of OSCCLK cycles. If the zero-pin internal oscillators (10 MHz) are used as the clock source, then the PLLLOCKPRD register must be written with a value of 10,000 (minimum). Table 5-6. Device Clocking Requirements/Characteristics MIN NOM MAX UNIT On-chip oscillator (X1/X2 pins) (Crystal/Resonator) tc(OSC), Cycle time 50 200 ns Frequency 5 20 MHz External oscillator/clock source (XCLKIN pin) — PLL Enabled tc(CI), Cycle time (C8) 33.3 200 ns Frequency 5 30 MHz External oscillator/clock source (XCLKIN pin) — PLL Disabled tc(CI), Cycle time (C8) 11.11 250 ns Frequency 4 90 MHz Limp mode SYSCLKOUT (with /2 enabled) Frequency range 1 to 5 MHz XCLKOUT tc(XCO), Cycle time (C1) 44.44 2000 ns Frequency 0.5 22.5 MHz PLL lock time(1) tp 1 ms |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
