数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F28069MPZPQ 数据表(PDF) 80 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F28069MPZPQ
功能描述  TMS320F2806x Microcontrollers
PDF  181 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F28069MPZPQ 数据表(HTML) 80 Page - Texas Instruments

Back Button TMS320F28069MPZPQ Datasheet HTML 76Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 77Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 78Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 79Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 80Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 81Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 82Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 83Page - Texas Instruments TMS320F28069MPZPQ Datasheet HTML 84Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 181 page
background image
INT12
MUX
INT11
INT2
INT1
CPU
(Enable)
(Flag)
INTx
INTx.8
PIEIERx[8:1]
PIEIFRx[8:1]
MUX
INTx.7
INTx.6
INTx.5
INTx.4
INTx.3
INTx.2
INTx.1
From
Peripherals
or
External
Interrupts
(Enable)
(Flag)
IER[12:1]
IFR[12:1]
Global
Enable
INTM
1
0
PIEACKx
(Enable/Flag)
80
TMS320F28069, TMS320F28069F, TMS320F28069M, TMS320F28068F, TMS320F28068M
TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064
TMS320F28063, TMS320F28062, TMS320F28062F
SPRS698H – NOVEMBER 2010 – REVISED MARCH 2020
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28069F TMS320F28069M TMS320F28068F TMS320F28068M
TMS320F28067 TMS320F28066 TMS320F28065 TMS320F28064 TMS320F28063 TMS320F28062
TMS320F28062F
Detailed Description
Copyright © 2010–2020, Texas Instruments Incorporated
Eight PIE block interrupts are grouped into one CPU interrupt. In total, 12 CPU interrupt groups, with
8 interrupts per group equals 96 possible interrupts. Table 6-17 shows the interrupts used by 2806x
devices.
The TRAP #VectorNumber instruction transfers program control to the interrupt service routine (ISR)
corresponding to the vector specified. The TRAP #0 instruction attempts to transfer program control to the
address pointed to by the reset vector. The PIE vector table does not, however, include a reset vector.
Therefore, the TRAP #0 instruction should not be used when the PIE is enabled. Doing so will result in
undefined behavior.
When the PIE is enabled, the TRAP #1 to TRAP #12 instructions will transfer program control to the ISR
corresponding to the first vector within the PIE group. For example: the TRAP #1 instruction fetches the
vector from INT1.1, the TRAP #2 instruction fetches the vector from INT2.1, and so forth.
Figure 6-17. Multiplexing of Interrupts Using the PIE Block



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com