数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9028PRO 数据表(PDF) 23 Page - ESS Technology,Inc

部件名 ES9028PRO
功能描述  32-Bit HyperStream짰 II 8-Channel Audio DAC
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9028PRO 数据表(HTML) 23 Page - ESS Technology,Inc

Back Button ES9028PRO Datasheet HTML 19Page - ESS Technology,Inc ES9028PRO Datasheet HTML 20Page - ESS Technology,Inc ES9028PRO Datasheet HTML 21Page - ESS Technology,Inc ES9028PRO Datasheet HTML 22Page - ESS Technology,Inc ES9028PRO Datasheet HTML 23Page - ESS Technology,Inc ES9028PRO Datasheet HTML 24Page - ESS Technology,Inc ES9028PRO Datasheet HTML 25Page - ESS Technology,Inc ES9028PRO Datasheet HTML 26Page - ESS Technology,Inc ES9028PRO Datasheet HTML 27Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 57 page
background image
July 6, 2020
CONFIDENTIAL INFORMATION v3.6
ES9028PRO 32-Bit HyperStream® II 8-Channel Audio DAC
23
ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA. Tel (408) 643-
8800 • Fax (408) 643-8801
Register 10: Master Mode and Sync Configuration
Bits
[7]
[6:5]
[4]
[3:0]
Mnemonic
master_mode
master_div
128fs_mode
lock_speed
Default
1’b0
2’b00
1’b0
4’d0
Bit
Mnemonic
Description
[7]
master_mode
Enables master mode which causes the SABRE DAC to derive the
DATA_CLK and DATA1 signals when in I2S mode. Can also be enabled
when in DSD mode to enable DATA_CLK only.
1’b1: enables master mode
1’b0: disables master mode (default)
[6:5]
master_div
Sets the frame clock (DATA1) and DATA_CLK frequencies when in
master mode. This register is used when in normal synchronous
operation.
2’b00: DATA_CLK frequency = MCLK/2 (default)
2’b01: DATA_CLK frequency = MCLK/4
2’b10: DATA_CLK frequency = MCLK/8
2’b11: DATA_CLK frequency = MCLK/16
[4]
128fs_mode
Enables operation of the DAC while in synchronous mode with a
128*FSR MCLK in PCM normal or OSF bypass mode only.
1’b1: enables MCLK = 128*FSR mode
1’b0: disables MCLK = 128*FSR mode (default)
[3:0]
lock_speed
Sets the number of audio samples required before the DPLL and jitter
eliminator lock to the incoming signal. More audio samples give a better
initial estimate of the MCLK/FSR ratio at the expense of a longer locking
interval.
4’d0: 16384 FSL edges (default)
4’d1: 8192 FSL edges
4’d2: 5461 FSL edges
4’d3: 4096 FSL edges
4’d4: 3276 FSL edges
4’d5: 2730 FSL edges
4’d6: 2340 FSL edges
4’d7: 2048 FSL edges
4’d8: 1820 FSL edges
4’d9: 1638 FSL edges
4’d10: 1489 FSL edges
4’d11: 1365 FSL edges
4’d12: 1260 FSL edges
4’d13: 1170 FSL edges
4’d14: 1092 FSL edges
4’d15: 1024 FSL edges
Note: FSL=FSR except in DSD Mode FSL=FSR*64



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com