ES9028PRO datasheet(14/57 Pages) ESS

14 / 57 page

CONFIDENTIAL INFORMATION v3.6

July 6, 2020

ES9028PRO 32-Bit HyperStream® II 8-Channel Audio DAC

ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA. Tel (408) 643-

8800 • Fax (408) 643-8801

Serial Control Interface

The registers inside the chip are programmed via an I2C interface. The diagram below shows the timing for this interface.

The chip address can be set to 2 different settings via the

“ADDR” pin.

ADDR

CHIP ADDRESS

0x90

0x92

Notes:

The “ADDR” pin is used to create the CHIP ADDRESS. (0x90, 0x92)

The first byte after the CHIP ADDRESS (

“ADDRESS”) is the register address.

The second byte after the CHIP ADDRESS

(“DATA”) is the data to be programmed into the register.

Multi-byte reads are NOT supported and will cause the I2C decoder to become unresponsive until a reset occurs.

I2C Timing Table

Start

Stop

Parameter

Symbol

MCLK

Constraint

Standard-Mode

Fast-Mode

Unit

MIN

MAX

MIN

MAX

SCL Clock Frequency

fSCL

< MCLK/20

100

400

kHz

START condition hold time

tHD,STA

4.0

0.6

s

LOW period of SCL

tLOW

>10/MCLK

4.7

1.3

s

HIGH period of SCL (>10/MCLK)

tHIGH

>10/MCLK

4.0

0.6

s

START condition setup time (repeat)

tSU,STA

4.7

0.6

s

SDA hold time from SCL falling

tHD,DAT

s

SDA setup time from SCL rising

tSU,DAT

250

100

Rise time of SDA and SCL

1000

300

Fall time of SDA and SCL

300

STOP condition setup time

tSU,STO

0.6

s

Bus free time between transmissions

tBUF

4.7

1.3

s

Capacitive load for each bus line

400

ES9028PRO 数据表(PDF) 14 Page - ESS Technology,Inc

ES9028PRO 数据表(HTML) 14 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载