ES9028PRO datasheet(34/57 Pages) ESS

34 / 57 page

CONFIDENTIAL INFORMATION v3.6

July 6, 2020

ES9028PRO 32-Bit HyperStream® II 8-Channel Audio DAC

ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA. Tel (408) 643-

8800 • Fax (408) 643-8801

Bits

[7:6]

[5:4]

[3:2]

[1:0]

Mnemonic

adc_first_orderb

adc_clk_sel

adc_dither_enb

adc_pdb

Default

2’b00

Bit

Mnemonic

Description

[7:6]

adc_first_orderb

Selects whether the ADC uses a first-order modulator or a second-

order modulator in the analog section.

[7] affects ADC2 while [6] affects ADC1.

•

1’b0: uses a first order modulator providing the best

performance (default)

•

1’b1: uses a second order modulator

[5:4]

adc_clk_sel

Sets the clock dividing ratio for the ADC analog section.

This setting also affects the decimation filter stages.

•

2’d0: ADC_CLK = MCLK

•

2’d1: ADC_CLK = MCLK/2

•

2’d2: ADC_CLK = MCLK/4

•

2’d3: ADC_CLK = MCLK/8

[3:2]

adc_dither_enb

Allows the ADC dither to be disabled on a per ADC basis.

[3] affects ADC2 while [2] affects ADC1.

•

1’b0: uses TPDF shaped dither providing the best

performance (default)

•

1’b1: disabled dither

[1:0]

adc_pdb

Shuts down each ADC independently.

[1] affects ADC2 while [0] affects ADC1.

Note: GPIO must be configured as ADC mode for the ADC to

function correctly.

•

1’b0: shuts down the ADC (default)

•

1’b1: enables the ADC analog stage

ES9028PRO 数据表(PDF) 34 Page - ESS Technology,Inc

ES9028PRO 数据表(HTML) 34 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载