数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM78P152S 数据表(PDF) 11 Page - List of Unclassifed Manufacturers

部件名 EM78P152S
功能描述  8-Bit Microcontroller with OTP ROM
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

EM78P152S 数据表(HTML) 11 Page - List of Unclassifed Manufacturers

Back Button EM78P152S Datasheet HTML 7Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 8Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 9Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 10Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 11Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 12Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 13Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 14Page - List of Unclassifed Manufacturers EM78P152S Datasheet HTML 15Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 52 page
background image
EM78P152/3S
8-Bit Microcontroller with OTP ROM
Product Specification (V1.8) 09.08.2009
• 7
(This specification is subject to change without further notice)
The Data Memory Configuration is as follows:
Address
R PAGE Registers
IOC PAGE Registers
00
R0
(IAR)
Reserve
01
R1
(TCC)
CONT
(Control Register)
02
R2
(PC)
Reserve
03
R3
(Status)
Reserve
04
R4
(RSR)
Reserve
05
R5
(Port 5)
IOC5
(I/O Port Control Register)
06
R6
(Port 6)
IOC6
(I/O Port Control Register)
07
Reserve
Reserve
08
Reserve
Reserve
09
Reserve
Reserve
0A
Reserve
Reserve
0B
Reserve
IOCB
(Pull-down Register)
0C
Reserve
IOCC
(Open-drain Control)
0D
Reserve
IOCD
(Pull-high Control Register)
0E
Reserve
IOCE
(WDT Control Register)
0F
RF
(Interrupt Status)
IOCF
(Interrupt Mask Register)
10
:
2F
General Registers
Figure 5-3 Data Memory Configuration
5.1.4 R3 (Status Register)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RST
GP1
GP0
T
P
Z
DC
C
Bit 7 (RST): Bit for reset type
0 : Set to 0 if the device wakes up from other reset type
1 : Set to 1 if the device wakes up from sleep mode on a pin change
Bits 6 ~5 (GP1 ~ GP0): General-purpose read/write bits
Bit 4 (T):
Time-out bit
Set to “1” with the "SLEP" and "WDTC" commands, or during power up;
and reset to “0” by WDT time-out.
Bit 3 (P):
Power down bit
Set to “1” during power on or by a "WDTC" command; and reset to “0” by
a "SLEP" command.
Bit 2 (Z):
Zero flag
Set to "1" if the result of an arithmetic or logic operation is zero.
Bit 1 (DC): Auxiliary carry flag
Bit 0 (C):
Carry flag



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com