EM78P152S datasheet(24/52 Pages) ETC1

24 / 52 page

EM78P152/3S

8-Bit Microcontroller with OTP ROM

5.5.3 Status of RST, T, and P of the Status Register

A Reset condition is initiated by the following events

1) A power-on condition

2) A high-low-high pulse on /RESET pin

3) Watchdog timer time-out

The values of T and P listed in the table below are used to check how the processor

wakes up.

Table 5-2

Values of RST, T, and P after a Reset

Reset Type

RST

Power on

/RESET during Operating mode

/RESET wake-up during Sleep mode

WDT during Operating mode

WDT wake-up during Sleep mode

Wake-up on pin change during Sleep mode

* P: Previous status before reset

The following table shows the events that may affect the status of T and P.

Table 5-3

Status of T and P Being Affected by Events

Event

RST

Power on

WDTC instruction

WDT time-out

SLEP instruction

Wake-up on pin change during Sleep mode

* P: Previous status before reset

Voltage

Detector

Power-on

Reset

WDTE

Setup Time

VDD

CLK

CLR

CLK

RESET

WDT

Timeout

WDT

/RESET

Oscillator

Figure 5-9 Controller Reset Block Diagram

•

Product Specification (V1.8) 09.08.2009

(This specification is subject to change without further notice)

EM78P152S 数据表(PDF) 24 Page - List of Unclassifed Manufacturers

EM78P152S 数据表(HTML) 24 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载