EM78P152S datasheet(15/52 Pages) ETC1

15 / 52 page

EM78P152/3S

8-Bit Microcontroller with OTP ROM

Product Specification (V1.8) 09.08.2009

• 11

(This specification is subject to change without further notice)

5.2.6 IOCD (Pull-high Control Register)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

/PH7

/PH6

/PH5

/PH4

/PH2

/PH1

/PH0

Bit 7 (/PH7): Control bit is used to enable pull-high of the P67 pin.

0 : Enable internal pull-high

1 : Disable internal pull-high

Bit 6 (/PH6): Control bit used to enable pull-high of the P66 pin.

Bit 5 (/PH5): Control bit used to enable pull-high of the P65 pin.

Bit 4 (/PH4): Control bit used to enable pull-high of the P64 pin.

Bits 3:

Not used

Bit 2 (/PH2): Control bit used to enable pull-high of the P62 pin.

Bit 1 (/PH1): Control bit used to enable pull-high of the P61 pin.

Bit 0 (/PH0): Control bit used to enable pull-high of the P60 pin.

The IOCD Register is both readable and writable.

5.2.7 IOCE (WDT Control Register)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

WDTE

EIS

Bit 7 (WDTE): Control bit used to enable the Watchdog timer.

0 : Disable WDT

1 : Enable WDT

Bit 6 (EIS):

Control bit is used to define the function of P60 (/INT) pin.

0 : P60, bidirectional I/O pin.

1 : /INT, external interrupt pin. In this case, the I/O control bit of P60

(Bit 0 of IOC6) must be set to "1."

When EIS is "0," the path of /INT is masked. When EIS is "1," the status

of /INT pin can also be read by way of reading Port 6 (R6). See Figure

5-6 under Section 5.4 for reference.

EIS is both readable and writable.

WDTE is both readable and writable.

Bits 5~ 0:

Not used

EM78P152S 数据表(PDF) 15 Page - List of Unclassifed Manufacturers

EM78P152S 数据表(HTML) 15 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载