数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F107VC 数据表(PDF) 53 Page - STMicroelectronics

部件名 STM32F107VC
功能描述  Connectivity line, ARM®-based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F107VC 数据表(HTML) 53 Page - STMicroelectronics

Back Button STM32F107VC Datasheet HTML 49Page - STMicroelectronics STM32F107VC Datasheet HTML 50Page - STMicroelectronics STM32F107VC Datasheet HTML 51Page - STMicroelectronics STM32F107VC Datasheet HTML 52Page - STMicroelectronics STM32F107VC Datasheet HTML 53Page - STMicroelectronics STM32F107VC Datasheet HTML 54Page - STMicroelectronics STM32F107VC Datasheet HTML 55Page - STMicroelectronics STM32F107VC Datasheet HTML 56Page - STMicroelectronics STM32F107VC Datasheet HTML 57Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 108 page
background image
DocID15274 Rev 10
53/108
STM32F105xx, STM32F107xx
Electrical characteristics
107
All timings are derived from tests performed under ambient temperature and VDD supply
voltage conditions summarized in Table 9.
5.3.8
PLL, PLL2 and PLL3 characteristics
The parameters given in Table 27 and Table 28 are derived from tests performed under
temperature and VDD supply voltage conditions summarized in Table 9.
Table 26. Low-power mode wakeup timings
Symbol
Parameter
Typ
Unit
tWUSLEEP(1)
1. The wakeup times are measured from the wakeup event to the point in which the user application code
reads the first instruction.
Wakeup from Sleep mode
1.8
µs
tWUSTOP(1)
Wakeup from Stop mode (regulator in run mode)
3.6
µs
Wakeup from Stop mode (regulator in low power mode)
5.4
tWUSTDBY(1)
Wakeup from Standby mode
50
µs
Table 27. PLL characteristics
Symbol
Parameter
Min(1)
1. Based on characterization, not tested in production.
Max(1)
Unit
fPLL_IN
PLL input clock(2)
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
312
MHz
Pulse width at high level
30
-
ns
fPLL_OUT
PLL multiplier output clock
18
72
MHz
fVCO_OUT
PLL VCO output
36
144
MHz
tLOCK
PLL lock time
-
350
µs
Jitter
Cycle-to-cycle jitter
-
300
ps
Table 28. PLL2 and PLL3 characteristics
Symbol
Parameter
Min(1)
1. Based on characterization, not tested in production.
Max(1)
Unit
fPLL_IN
PLL input clock(2)
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
35
MHz
Pulse width at high level
30
-
ns
fPLL_OUT
PLL multiplier output clock
40
74
MHz
fVCO_OUT
PLL VCO output
80
148
MHz
tLOCK
PLL lock time
-
350
µs
Jitter
Cycle-to-cycle jitter
-
400
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com