数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F107VC 数据表(PDF) 62 Page - STMicroelectronics

部件名 STM32F107VC
功能描述  Connectivity line, ARM®-based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F107VC 数据表(HTML) 62 Page - STMicroelectronics

Back Button STM32F107VC Datasheet HTML 58Page - STMicroelectronics STM32F107VC Datasheet HTML 59Page - STMicroelectronics STM32F107VC Datasheet HTML 60Page - STMicroelectronics STM32F107VC Datasheet HTML 61Page - STMicroelectronics STM32F107VC Datasheet HTML 62Page - STMicroelectronics STM32F107VC Datasheet HTML 63Page - STMicroelectronics STM32F107VC Datasheet HTML 64Page - STMicroelectronics STM32F107VC Datasheet HTML 65Page - STMicroelectronics STM32F107VC Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 108 page
background image
Electrical characteristics
STM32F105xx, STM32F107xx
62/108
DocID15274 Rev 10
Figure 22. I/O AC characteristics definition
5.3.14
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 36).
Unless otherwise specified, the parameters given in Table 39 are derived from tests
performed under the ambient temperature and VDD supply voltage conditions summarized
in Table 9.
ai14131
tr(IO)out
50%
90%
T
tf(IO)out
Maximum frequency is achieved if (t + t ) < (2/3)T and if the duty cycle is (45-55%)
when loaded by 50 pF
r
f
EXTERNAL
OUTPUT
ON 50 pF
10%
50%
90%
10%
Table 39. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)(1)
1. Guaranteed by design, not tested in production.
NRST Input low level voltage
-
–0.5
-
0.8
V
VIH(NRST)(1) NRST Input high level voltage
-
2
-
VDD+0.5
Vhys(NRST)
NRST Schmitt trigger voltage
hysteresis
-
-
200
-
mV
RPU
Weak pull-up equivalent resistor(2)
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution
to the series resistance must be minimum
(~10% order)
.
VIN = VSS
30
40
50
k
Ω
VF(NRST)(1) NRST Input filtered pulse
-
-
-
100
ns
VNF(NRST)(1) NRST Input not filtered pulse
VDD > 2.7 V
300
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com