CC2430-RTR1-F64Z datasheet(91/234 Pages) TI

部件名	CC2430-RTR1-F64Z

功能描述	A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM

PDF	234 Pages

Scroll/Zoom	100%

制造商	TI [Texas Instruments]

网页	http://www.ti.com

标志

91 / 234 page

CC2430

CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A

Page 91 of 232

MOV DMAARM, #0x03

; arm DMA channel 0 and 1

MOV DMAARM, #0x81

; disarm DMA channel 0,

; channel 1 is still armed

Figure 19: DMA arm/disarm example

13.2.5 DMA Interrupts

Each DMA channel can be configured to

generate an interrupt to the CPU upon

completing

DMA

transfer.

This

accomplished with the IRQMASK bit in the

channel configuration. The corresponding

interrupt flag in the DMAIRQ SFR register will

be set when the interrupt is generated.

Regardless of the IRQMASK bit in the channel

configuration, the interrupt flag will be set upon

DMA channel complete. Thus software should

always check (and clear) this register when

rearming a channel with a changed IRQMASK

setting. Failure to do so could generate an

interrupt based on the stored interrupt flag.

13.2.6 DMA Configuration Data Structure

For each DMA channel, the DMA configuration

data structure consists of eight bytes. The

configuration data structure is described in

Table 38.

CC2430-RTR1-F64Z 数据表(PDF) 91 Page - Texas Instruments