数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT800Q-R 数据表(PDF) 12 Page - Bridgetek Pte Ltd.

部件名 FT800Q-R
功能描述  Embedded Video Engine
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  BRIDGETEK [Bridgetek Pte Ltd.]
网页  https://brtchip.com/
标志 BRIDGETEK - Bridgetek Pte Ltd.

FT800Q-R 数据表(HTML) 12 Page - Bridgetek Pte Ltd.

Back Button FT800Q-R Datasheet HTML 8Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 9Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 10Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 11Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 12Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 13Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 14Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 15Page - Bridgetek Pte Ltd. FT800Q-R Datasheet HTML 16Page - Bridgetek Pte Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 46 page
background image
Copyright © Bridgetek Pte Ltd
12
FT800 Embedded Video Engine Datasheet
Version 1.4
Document No.: BRT_000039 Clearance No.: BRT#001
4.1.1
SPI Interface
The SPI slave interface operates up to 30MHz. Only SPI mode 0 is supported. Refer to section 6.4.2 for
detailed timing specification.
The SPI interface is selected when the MODE pin is tied to GND.
4.1.2
I²C Interface
The I²C slave interface operates up to 3.4MHz, supporting standard-mode, fast-mode, fast-mode plus
and high-speed mode. Refer to section 6.4.3for detailed timing specification.
The I²C device address is configurable between 20h to 27h depending on the I²C_SA[2:0] pin setting,
i.e. the 7-bit I2C slave address is 0b’0100A2A1A0.
The I²C interface is selected when the MODE pin is tied to VCCIO.
4.1.3
Serial Data Protocol
The FT800 appears to the host MPU/MCU as a memory-mapped SPI or I²C device. The host
communicates with the FT800 using reads and writes to a large (4 megabyte) address space. Within this
address space are dedicated areas for graphics, audio and touch control. Refer to section 5 for the
detailed memory map.
The host reads and writes the FT800 address space using SPI or I²C transactions. These transactions are
memory read, memory write and command write. Serial data is sent by the most significant bit first. For
I²C transactions, the same byte sequence is encapsulated in the I²C protocol.
For SPI operation, each transaction starts with CS_N goes low, and ends when CS_N goes high. There’s
no limit on data length within one transaction, as long as the memory address is continuous.
4.1.4
Host Memory Read
For SPI memory read transaction, the host sends two zero bits, followed by the 22-bit address. This is
followed by a dummy byte. After the dummy byte, the FT800 responds to each host byte with read data
bytes.
Byte n
Table 4-1 Host memory read transaction (SPI)
7
6
5
4
3
2
1
0
0
0
Address [21:16]
Address [15:8]
Address [7:0]
Dummy byte
Byte 0
Read Data
Write
Address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com