KSZ9563RNXI-TR datasheet(175/226 Pages) MICROCHIP

175 / 226 page

 2017-2018 Microchip Technology Inc.

DS00002419D-page 175

KSZ9563R

5.2.10

PORT N: PORT SWITCH ADDRESS LOOKUP CONTROL REGISTERS (0xNB00 - 0xNBFF)

5.2.10.1

Port Control 2 Register

Address:

0xNB00

Port N: 1-3

Size:

8 bits

Bits

Description

Type

Default

Null VID Lookup Enable

How to handle tagged packets with VID = 0.

1 = Non-standard operation. VLAN Table lookup using VID = 0.

0 = Standard operation. VLAN Table lookup using the port default VID (Port

Default Tag 0 Register and Port Default Tag 1 Register)

R/W

Ingress VLAN Filtering

1 = Discard packets whose VID port membership in the VLAN Table does

not include the ingress port

0 = No ingress filtering

R/W

Discard Non-PVID Packet

1 = Discard packets whose VID does not match the ingress port default VID

0 = Do not compare VID to the port default VID

R/W

MAC Based 802.1X Enable

1 = Enable MAC based 802.1X authentication in lookup engine

0 = Only use ACL (if enabled) to perform MAC based authentication

R/W

Self-Address Filtering – Port Enable

The source address of received packets is compared to the MAC address in

the Switch MAC Address 0 Register through Switch MAC Address 5

Both this port enable bit and the global enable bit in the Switch Lookup

Engine Control 1 Register must be set to enable self-address filtering.

1 = Enable self-address filtering for this port.

0 = Disable self-address filtering for this port.

R/W

RESERVED

R/W

RESERVED

KSZ9563RNXI-TR 数据表(PDF) 175 Page - Microchip Technology

KSZ9563RNXI-TR 数据表(HTML) 175 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载