| 数据搜索系统,热门电子元器件搜索 |
|
KSZ9563RNXI-TR 数据表(PDF) 12 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9563RNXI-TR 数据表(HTML) 12 Page - Microchip Technology |
|
12 / 226 page ![]() KSZ9563R DS00002419D-page 12 2017-2018 Microchip Technology Inc. Port 2-1 Ethernet TX/RX Pair C - TXRX[2:1]M_C AIO Port 2-1 1000BASE-T Differential Data Pair C (-) Port 2-1 Ethernet TX/RX Pair D + TXRX[2:1]P_D AIO Port 2-1 1000BASE-T Differential Data Pair D (+) Port 2-1 Ethernet TX/RX Pair D - TXRX[2:1]M_D AIO Port 2-1 1000BASE-T Differential Data Pair D (-) Port 3 RGMII/MII/RMII Pins Port 3 Transmit/ Reference Clock TX_CLK/ REFCLKI I/O8 MII Mode: TX_CLK is the Port 3 25/2.5MHz Transmit Clock. In PHY mode this pin is an output, in MAC mode it is an input. RMII Mode: REFCLKI is the Port 3 50MHz Reference Clock input when in RMII Normal mode. This pin is unused when in RMII Clock mode. RGMII Mode: TX_CLK is the Port 3 125/25/2.5MHz Trans- mit Clock input. Port 3 Transmit Enable/Control TX_EN/ TX_CTL IPD MII/RMII Modes: TX_EN is the Port 3 Transmit Enable. RGMII Mode: TX_CTL is the Port 3 Transmit Control. Port 3 Transmit Error TX_ER IPD MII Mode: Port 3 Transmit Error input. RMII/RGMII Modes: Not used. Do not connect this pin in these modes of operation. Port 3 Transmit Data 3 TXD3 IPD MII/RGMII Modes: Port 3 Transmit Data bus bit 3. RMII Mode: Not used. Do not connect this pin in this mode of operation. Port 3 Transmit Data 2 TXD2 IPD MII/RGMII Modes: Port 3 Transmit Data bus bit 2. RMII Mode: Not used. Do not connect this pin in this mode of operation. Port 3 Transmit Data 1 TXD1 IPD MII/RMII/RGMII Modes: Port 3 Transmit Data bus bit 1. Port 3 Transmit Data 0 TXD0 IPD MII/RMII/RGMII Modes: Port 3 Transmit Data bus bit 0. Port 3 Receive/ Reference Clock RX_CLK/ REFCLKO I/O24 MII Mode: RX_CLK is the Port 3 25/2.5MHz Receive Clock. In PHY mode this pin is an output, in MAC mode it is an input. RMII Mode: REFCLKO is the Port 3 50MHz Reference Clock output when in RMII Clock mode. This pin is unused when in RMII Normal mode. RGMII Mode: RX_CLK is the Port 3 125/25/2.5MHz Receive Clock output. TABLE 3-2: PIN DESCRIPTIONS (CONTINUED) Name Symbol Buffer Type Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |