数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

KSZ9563RNXI-TR 数据表(PDF) 153 Page - Microchip Technology

部件名 KSZ9563RNXI-TR
功能描述  3-Port Gigabit Ethernet Switch with RGMII/MII/RMII Interface and IEEE 1588v2
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

KSZ9563RNXI-TR 数据表(HTML) 153 Page - Microchip Technology

Back Button KSZ9563RNXI-TR Datasheet HTML 149Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 150Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 151Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 152Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 153Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 154Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 155Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 156Page - Microchip Technology KSZ9563RNXI-TR Datasheet HTML 157Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 153 / 226 page
background image
 2017-2018 Microchip Technology Inc.
DS00002419D-page 153
KSZ9563R
5.2.4.2
Port MAC Control 1 Register
5.2.4.3
Port Ingress Rate Limit Control Register
Address:
0xN401
Port N: 1-3
Size:
8 bits
Bits
Description
Type
Default
7
RESERVED
R/W
0b
6
RESERVED
RO
0b
5:4
RESERVED
R/W
00b
3
Back pressure Enable
Back pressure is used only for half duplex. Full duplex uses PAUSE frame
flow control which is enabled separately.
1 = Enable port back pressure
0 = Disable port back pressure
R/W
0b
2:1
Reserved
R/W
00b
0
Pass All Frames
Bad frames (CRC error, too large, too small) are normally dropped. This
feature allows them to be forwarded for mirroring purposes only.
This bit does not affect filtering of flow control frames. To disable filtering of
flow control frames, refer to the Switch MAC Control 4 Register.
1 = Enable
0 = Disable
R/W
0b
Address:
0xN403
Port N: 1-3
Size:
8 bits
Bits
Description
Type
Default
7
RESERVED
RO
0b
6
Port or Priority Based Ingress Rate Limiting
1 = Ingress rate limiting is port based
0 = Ingress rate limiting is priority based
R/W
0b
5
Ingress PPS Mode
1 = Ingress rate limiting is based on number of packets (PPS mode enabled)
0 = Ingress rate limiting is based on number of bits (PPS mode disabled)
R/W
0b
4
Ingress Rate Limit Flow Control Enable
To use this feature, flow control must also be enabled for this port. Refer to
the XMII Port Control 0 Register for non-PHY ports, and the PHY Auto-
Negotiation Advertisement Register for PHY ports.
1 = Flow control is asserted if the port’s receive rate is exceeded
0 = Flow control is not asserted based on ingress rate limits
R/W
0b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com