数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

UPSD325X 数据表(PDF) 41 Page - STMicroelectronics

部件名 UPSD325X
功能描述  Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

UPSD325X 数据表(HTML) 41 Page - STMicroelectronics

Back Button UPSD325X Datasheet HTML 37Page - STMicroelectronics UPSD325X Datasheet HTML 38Page - STMicroelectronics UPSD325X Datasheet HTML 39Page - STMicroelectronics UPSD325X Datasheet HTML 40Page - STMicroelectronics UPSD325X Datasheet HTML 41Page - STMicroelectronics UPSD325X Datasheet HTML 42Page - STMicroelectronics UPSD325X Datasheet HTML 43Page - STMicroelectronics UPSD325X Datasheet HTML 44Page - STMicroelectronics UPSD325X Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 176 page
background image
41/176
µPSD325X DEVICES
Table 18. SFR Register
Interrupt Priority Structure
Each interrupt source can be assigned one of two
priority levels. Interrupt priority levels are defined
by the interrupt priority special function register IP
and IPA.
0 = low priority
1 = high priority
A low priority interrupt may be interrupted by a
high priority interrupt level interrupt. A high priority
interrupt routine cannot be interrupted by any oth-
er interrupt source. If two interrupts of different pri-
ority occur simultaneously, the high priority level
request is serviced. If requests of the same priority
are received simultaneously, an internal polling
sequence determines which request is serviced.
Thus, within each priority level, there is a second
priority structure determined by the polling se-
quence.
Interrupts Enable Structure
Each interrupt source can be individually enabled
or disabled by setting or clearing a bit in the inter-
rupt enable special function register IE and IEA. All
interrupt source can also be globally disabled by
clearing Bit EA in IE.
Table 19. Priority Levels
Table 20. Description of the IE Bits
SFR
Addr
Reg
Name
Bit Register Name
Reset
Value
Comments
76
5
4
3
2
1
0
A7
IEA
EDDC
——
ES2
EI2C
EUSB
00
Interrupt
Enable (2nd)
A8
IE
EA
ET2
ES
ET1
EX1
ET0
EX0
00
Interrupt
Enable
B7
IPA
PDDC
PS2
PI2C
PUSB
00
Interrupt
Priority (2nd)
B8
IP
PT2
PS
PT1
PX1
PT0
PX0
00
Interrupt
Priority
Source
Priority with Level
Int0
0 (highest)
2nd USART
1
Timer0
2
I²C
3
Int1
4
DDC
5
Timer1
6
USB
7
1st USART
8
Timer2+EXF2
9 (lowest)
Bit
Symbol
Function
7EA
Disable all interrupts:
0: no interrupt with be acknowledged
1: each interrupt source is individually enabled or disabled by setting or clearing its
enable bit
6
Reserved
5
ET2
Enable Timer2 interrupt
4
ES
Enable USART interrupt
3
ET1
Enable Timer1 interrupt
2
EX1
Enable external interrupt (Int1)
1
ET0
Enable Timer0 interrupt
0
EX0
Enable external interrupt (Int0)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com