STW5093 datasheet(10/34 Pages) STMICROELECTRONICS

10 / 34 page

STw5093

10/34

Table 2. Control Register CR0 Functions

state at power on initialization

(1):

significant in companded mode only

Table 3. Control Register CR1 Functions

state at power on initialization

(1):

significant in companded mode only

reserved: write 0

543

Function

MCLK or AUXCLK = 512 kHz

MCLK or AUXCLK = 1.536 MHz

MCLK or AUXCLK = 2.048 MHz

MCLK or AUXCLK = 2.560 MHz

Linear code

Companded code

Linear Code

Companed Code

2-complement

sign and magnitude

2-complement

1-complement

MU-law: CCITT D3-D4

MU-law: Bare Coding

A-law including even bit inversion

A-law: Bare Coding

B1 and B2 consecutive

(1)

B1 and B2 separated

(1)

8 bits time-slot

(1)

7 bits time-slot

(1)

Normal operation

Digital Loop-back

Function

DM1

DM0

SLC

delayed data timing

non-delayed normal data timing

non-delayed reverse data timing

L0 latch set to 1

L0 latch set to 0

DR connected to rec. path

CR2 connected to rec. path

(1)

Trans path connected to DX

CR3 connected to DX

(1)

voice data transfer disable

voice data transfer enable

B1 channel selected

B2 channel selected

(1)

MCLK Master Clock and FS Frame Sync inputs are selected *

AUXCLK Auxiliary Clock input is selected

STW5093 数据表(PDF) 10 Page - STMicroelectronics

STW5093 数据表(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载