数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G0C1NET7 数据表(PDF) 108 Page - STMicroelectronics

部件名 STM32G0C1NET7
功能描述  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET7 数据表(HTML) 108 Page - STMicroelectronics

Back Button STM32G0C1NET7 Datasheet HTML 104Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 105Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 106Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 107Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 108Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 109Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 110Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 111Page - STMicroelectronics STM32G0C1NET7 Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 159 page
background image
Electrical characteristics
STM32G0C1xC/xE
108/159
DS13564 Rev 4
5.3.18
Digital-to-analog converter characteristics
Table 64. DAC characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Analog supply voltage for
DAC ON
DAC output buffer OFF, DAC_OUT
pin not connected (internal
connection only)
1.71
-
3.6
V
Other modes
1.80
-
VREF+
Positive reference voltage
DAC output buffer OFF, DAC_OUT
pin not connected (internal
connection only)
1.71
-
VDDA
V
Other modes
1.80
-
RL
Resistive load
DAC output
buffer ON
connected to VSSA
5-
-
kΩ
connected to VDDA
25
-
-
RO
Output Impedance
DAC output buffer OFF
9.6
11.7
13.8
kΩ
RBON
Output impedance sample
and hold mode, output
buffer ON
VDD = 2.7 V
-
-
2
kΩ
VDD = 2.0 V
-
-
3.5
RBOFF
Output impedance sample
and hold mode, output
buffer OFF
VDD = 2.7 V
-
-
16.5
kΩ
VDD = 2.0 V
-
-
18.0
CL
Capacitive load
DAC output buffer ON
-
-
50
pF
CSH
Sample and hold mode
-
0.1
1
µF
VDAC_OUT
Voltage on DAC_OUT
output
DAC output buffer ON
0.2
-
VREF+
– 0.2
V
DAC output buffer OFF
0
-
VREF+
tSETTLING
Settling time (full scale: for
a 12-bit code transition
between the lowest and the
highest input codes when
DAC_OUT reaches final
value ±0.5LSB, ±1 LSB,
±2 LSB, ±4 LSB, ±8 LSB)
Normal mode
DAC output
buffer ON
CL ≤ 50 pF,
RL ≥ 5 kΩ
±0.5 LSB
-
1.7
3
µs
±1 LSB
-
1.6
2.9
±2 LSB
-
1.55
2.85
±4 LSB
-
1.48
2.8
±8 LSB
-
1.4
2.75
Normal mode DAC output buffer
OFF, ±1LSB, CL = 10 pF
-2
2.5
tWAKEUP(2)
Wakeup time from off state
(setting the ENx bit in the
DAC Control register) until
final value ±1 LSB
Normal mode DAC output buffer ON
CL ≤ 50 pF, RL ≥ 5 kΩ
-4.2
7.5
µs
Normal mode DAC output buffer
OFF, CL ≤ 10 pF
-2
5
PSRR
VDDA supply rejection ratio
Normal mode DAC output buffer ON
CL ≤ 50 pF, RL = 5 kΩ, DC
--80
-28
dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com