| 数据搜索系统,热门电子元器件搜索 |
|
STM32G0C1NET3 数据表(PDF) 110 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32G0C1NET3 数据表(HTML) 110 Page - STMicroelectronics |
|
110 / 159 page ![]() Electrical characteristics STM32G0C1xC/xE 110/159 DS13564 Rev 4 Figure 30. 12-bit buffered / non-buffered DAC 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register. IDDV(DAC) DAC consumption from VREF+ DAC output buffer ON No load, middle code (0x800) - 185 240 µA No load, worst code (0xF1C) - 340 400 DAC output buffer OFF No load, middle code (0x800) - 155 205 Sample and hold mode, buffer ON, CSH = 100 nF, worst case - 185 ₓ Ton/(Ton+ Toff)(4) 400 ₓ Ton/(Ton+ Toff)(4) Sample and hold mode, buffer OFF, CSH = 100 nF, worst case - 155 ₓ Ton/(Ton+ Toff)(4) 205 ₓ Ton/(Ton+ Toff)(4) 1. Guaranteed by design. 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value). 3. Refer to Table 55: I/O static characteristics. 4. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0444 reference manual for more details. Table 64. DAC characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit MSv47959V1 12-bit digital-to-analog converter Buffered / non-buffered DAC DAC_OUTx RLOAD CLOAD Buffer (1) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |