数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32G0C1NET3 数据表(PDF) 107 Page - STMicroelectronics

部件名 STM32G0C1NET3
功能描述  Arm® Cortex®-M0 32-bit MCU, up to 512KB Flash, 144KB RAM,6x USART, timers, ADC, DAC, comm. I/Fs, AES, RNG, 1.7-3.6V
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32G0C1NET3 数据表(HTML) 107 Page - STMicroelectronics

Back Button STM32G0C1NET3 Datasheet HTML 103Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 104Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 105Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 106Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 107Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 108Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 109Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 110Page - STMicroelectronics STM32G0C1NET3 Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 159 page
background image
DS13564 Rev 4
107/159
STM32G0C1xC/xE
Electrical characteristics
124
Figure 28. ADC accuracy characteristics
Figure 29. Typical connection diagram using the ADC
1. Refer to Table 61: ADC characteristics for the values of RAIN and CADC.
2. Cparasitic represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (refer to Table 55: I/O static characteristics for the value of the pad capacitance). A high
Cparasitic value will downgrade conversion accuracy. To remedy this, fADC should be reduced.
3. Refer to Table 55: I/O static characteristics for the values of Ilkg.
General PCB design guidelines
Power supply decoupling should be performed as shown in Figure 15: Power supply
scheme. The 100 nF capacitor should be ceramic (good quality) and it should be placed as
close as possible to the chip.
MSv19880V3
(1) Example of an actual transfer curve
(2) Ideal transfer curve
(3) End point correlation line
4095
4094
4093
7
6
5
4
3
2
1
0
2
345
6
1
7
4093 4094
4095
ED
1 LSB ideal
(1)
(3)
(2)
EL
ET
EG
EO
Code
(VAIN / VREF+)*4095
ET total unadjusted error: maximum deviation
between the actual and ideal transfer curves.
EG gain error: deviation between the last ideal
transition and the last actual one.
ED differential linearity error: maximum deviation
between actual steps and the ideal ones.
EL integral linearity error: maximum deviation between
any actual transition and the end point correlation line.
EO offset error: maximum deviation between the
first actual transition and the first ideal one.
MS33900V5
Sample and hold ADC converter
12-bit
converter
Cparasitic
(2)
Ilkg
(3)
VT
CADC
VDDA
RAIN
(1)
VAIN
VT
AINx
RADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com