| 数据搜索系统,热门电子元器件搜索 |
|
SAF784X 数据表(PDF) 75 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SAF784X 数据表(HTML) 75 Page - NXP Semiconductors |
|
75 / 93 page ![]() SAF784X_2 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 02 — 9 May 2008 75 of 93 NXP Semiconductors SAF784x One chip CD audio device with integrated MP3/WMA decoder 7.11 Timers • Conforms to the VLSI Peripheral Bus (VPB) interface specification • Clock prescaler for external high-frequency sources • The VPB timer operates in two fully independent clock domains: – vpb_clk for accessing control and status registers (76 MHz maximum) – timer_clk for the timer/counter function (50 MHz maximum) • The VPB timer can support up to four match registers having: – Continuous operation with optional interrupt generation on match – Stop on match, with or without, interrupt generation – Reset on match, with or without, interrupt generation • Optional external match notification pins with the following features: – Set LOW on match – Set HIGH on match – Toggle on match – No action on match • Up to four capture registers and capture trigger pins with optional interrupt generation on a capture event • Interrupt generation on match event and capture event 7.12 Watchdog timer • Configurable watchdog feature including: – Watchdog timer restart trigger protection by key – Watchdog timer reload value protection by key access sequence – Watchdog timer reset disable (for debug) protection by key • Interrupt generation watchdog time-out event 7.13 Real-time clock • Zero wait-state to access all registers from the VPB interface • Provide coherent fraction and seconds time • Requirement for external 32 kHz crystal • Alarm and tick interrupts will be generated even when the VPB clock is switched off • VPB RTC interrupt • Real-time clock and VPB clock may be asynchronous (the VPB clock frequency could be higher or lower than the RTC clock frequency) • Maximum VPB slave frequency: 50 MHz 7.14 DMA controller The Single operation DMA interface (SDMA), is a small AHB bus master specifically designed for bulk memory transfers over the ARM AHB bus. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |