| 数据搜索系统,热门电子元器件搜索 |
|
SAF784X 数据表(PDF) 12 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SAF784X 数据表(HTML) 12 Page - NXP Semiconductors |
|
12 / 93 page ![]() SAF784X_2 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 02 — 9 May 2008 12 of 93 NXP Semiconductors SAF784x One chip CD audio device with integrated MP3/WMA decoder To help users set up the correct gain and DC offset for each particular mechanism, an eye pattern monitor facility is included. This consists of a high frequency buffer amplifier whose input can be selected to monitor various important nodes within the analog RF path. The monitor point is controlled by register RFControl1[6:4] field RFMONSEL. The output of the buffer drives HF_MON pin (pin 7). This register also controls the roll-off frequency of the noise filter which is in front of the 6-bit ADC in the RF path. Various blocks within the analog RF path can be powered down if required, including the complete path. These power-down bits are controlled by register RFControl2[5:0]. In addition, the 6-bit RF ADC can be stand-alone tested in application mode, or a separate external RF path IC can be connected to SAA7834 by selecting bit 1 of register RFBypassSel. The input for the RF signal is then via pin HF_MON. In this mode the central diode summing circuit, RF AMP1, high-pass filter and RF AMP2 are all bypassed. 6.2 Analog clock generation The SAF784x consists of two analog phase-locked loops. The 67 MHz PLL is dedicated to the channel decoder. The 152 MHz PLL is dedicated to the remaining functionality. The clock strategy for the SAF784x is intended to address areas that are prone to noise effects Fig 5. Analog clock generation 001aag309 CLOCK MULTIPLIER VARIABLE RATIO OSC register CLKGEN CNTRL[4] 0 1 HF ADC AUDIO DAC CLOCK MULTIPLIER 8 × ÷ 2 register CLKGEN CNTRL[5] register CLKGEN CNTRL[1] register CLKGEN CNTRL[2] register CLKGEN CNTRL[3] 0 1 register AnaClockPLLControl[3] used for internal test adac_in_8_clk used for internal test sys32k_clk (real time clock) micro_clk (152 MHz) lfadc8m_clk (digital servo) pad_clk1v8 (used for internal test) register AnaClockPLLControl[0] ANALOG to DIGITAL interface PADS pad_clk3v3 0 1 register CLKGEN CNTRL[0] 0 1 OSC |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |