数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7540 数据表(PDF) 27 Page - STMicroelectronics

部件名 ST7540
功能描述  FSK power line transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7540 数据表(HTML) 27 Page - STMicroelectronics

Back Button ST7540 Datasheet HTML 23Page - STMicroelectronics ST7540 Datasheet HTML 24Page - STMicroelectronics ST7540 Datasheet HTML 25Page - STMicroelectronics ST7540 Datasheet HTML 26Page - STMicroelectronics ST7540 Datasheet HTML 27Page - STMicroelectronics ST7540 Datasheet HTML 28Page - STMicroelectronics ST7540 Datasheet HTML 29Page - STMicroelectronics ST7540 Datasheet HTML 30Page - STMicroelectronics ST7540 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 44 page
background image
ST7540
Functional description
27/44
In the analog domain, the signal is filtered in order to reduce the output signal spectrum and
to reduce the harmonic distortion. The transition between a symbol and the following is done
at the end of the on-going half FSK sinewave cycle.
Figure 16. Transmitting path block diagram
Automatic Level Control (ALC)
The Automatic Level Control Block (ALC) is a variable gain amplifier (with 32 non linear
discrete steps) controlled by two analog feed backs acting at the same time. The ALC
gain range is 0dB to 30 dB and the gain change is clocked at 5KHz. Each step
increases or reduces the voltage of 1dB (Typ).
Two are the control loops acting to define the ALC gain:
A Voltage Control loop
A Current Control Loop
The Voltage control loop acts to keep the Peak-to-Peak Voltage constant on Vsense.
The gain adjustment is related to the result of a peak detection between the Voltage
waveform on Vsense and two internal Voltage references. It is possible to protect the
Voltage Control Loop against noise by freezing the output level (see Section 7.5:
Output voltage level freeze).
If Vsense < VsenseTH - VsenseHYST
The next gain level is increased by 1 step
–If VsenseTH - VsenseHYST < Vsense < VsenseTH + VsenseHYST No Gain Change
If Vsense > VsenseTH + VsenseHYST
The next gain level is decreased by 1 step
TRANSMISSION
FILTER
FSK
MODULATOR
D-TYPE
FLIP
FLOP
DAC
14
15
8
6
19
TIMER
THERMAL
SENSOR
VOLTAGE
LOOP
CURRENT
LOOP
CLR/T GENERATOR
24
23
Vsense
CL
PA_IN-
PA_OUT
TX_OUT
CLR/T
TxD
Bit 14
Bits 0-5
Bits 0-2
Bits 7-8
Band Pass
PA
ALC
D03IN1420
18
PA_IN+
+
-
7
BU/THERM
Bits 17 & 21



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com