数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7540 数据表(PDF) 37 Page - STMicroelectronics

部件名 ST7540
功能描述  FSK power line transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7540 数据表(HTML) 37 Page - STMicroelectronics

Back Button ST7540 Datasheet HTML 33Page - STMicroelectronics ST7540 Datasheet HTML 34Page - STMicroelectronics ST7540 Datasheet HTML 35Page - STMicroelectronics ST7540 Datasheet HTML 36Page - STMicroelectronics ST7540 Datasheet HTML 37Page - STMicroelectronics ST7540 Datasheet HTML 38Page - STMicroelectronics ST7540 Datasheet HTML 39Page - STMicroelectronics ST7540 Datasheet HTML 40Page - STMicroelectronics ST7540 Datasheet HTML 41Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 44 page
background image
ST7540
Auxiliary analog and digital functions
37/44
7.3
Reset & watchdog
RSTO Output is a reset generator for the application circuitry. During the ST7540 startup
sequence is forced low. RSTO becomes high after a TRSTO delay from the end of oscillator
startup sequence.
Inside ST7540 is also embedded a watchdog function. The watchdog function is used to
detect the occurrence of a software fault of the Host Controller. The watchdog circuitry
generates an internal and external reset (RSTO low for TRSTO time) on expiry of the internal
watchdog timer. The watchdog timer reset can be achieved applying a negative pulse on
WD pin (see Figure 23).
Figure 23. Reset and Watchdog Timing
7.4
Output clock
MCLK is the master clock output. The clock frequency sourced can be programmed through
the Control Register to be a ratio of the crystal oscillator frequency (Fosc, Fosc/2 Fosc/4).
The transition between one frequency and another is done only at the end of the ongoing
cycle. The oscillator can be disabled using Control Register bits 15 and 16 (Table 12).
7.5
Output voltage level freeze
The Output Level Freeze function, when enabled, turns off the Voltage Control Loop once
the ALC stays in a stable condition for about 3 periods of control loop, and maintains a
constant gain until the end of transmission. Output Level Freeze can be enabled using
Control Register bit 17 (Table 12). This function is available only using the Extended Control
Register (Control Register bit 21=”1”).
7.6
Extended control register
When Extended Control Register function is enabled, all the 48 bits of Control Register are
programmable. Otherwise, only the first 24 bits of Control Register are programmable. The
functions Header Recognition, Frame Bit Count and Output Voltage Freeze are available
only if Extended Control Register function is enabled. Extended Control Register can be
enabled using Control Register bit 21(Table 12).
TWO
TRSTO
TWD
TWM
TRSTO
RSTO
WD
D03IN1410



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com