数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ST7540 数据表(PDF) 34 Page - STMicroelectronics

部件名 ST7540
功能描述  FSK power line transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7540 数据表(HTML) 34 Page - STMicroelectronics

Back Button ST7540 Datasheet HTML 30Page - STMicroelectronics ST7540 Datasheet HTML 31Page - STMicroelectronics ST7540 Datasheet HTML 32Page - STMicroelectronics ST7540 Datasheet HTML 33Page - STMicroelectronics ST7540 Datasheet HTML 34Page - STMicroelectronics ST7540 Datasheet HTML 35Page - STMicroelectronics ST7540 Datasheet HTML 36Page - STMicroelectronics ST7540 Datasheet HTML 37Page - STMicroelectronics ST7540 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 44 page
background image
Functional description
ST7540
34/44
Function
Value
Selection
Note
Default
Bit 13
Bit 12
12 to 13
Detection
method
Preamble detection
without conditioning
00
Preamble detection
notification on CD_PD Line
CLR/T and RxD signal always
present In UART Mode
(UART/SPI pin set to 1) this
configuration is not allowed.
Carrier
detection
without
conditioning
Preamble detection
with conditioning
01
Preamble Detection
notification on CD_PD Line.
CLR/T and RxD line are
forced to "0" when Preamble
has not been detected or PLL
is in Unlock condition. In
UART Mode (UART/SPI pin
set to 1) this configuration is
not allowed.
Carrier detection
without conditioning
10
Carrier detection notification
on CD_PD Line
CLR/T and RxD signal always
present
Carrier detection
with conditioning
11
Carrier detection notification
on CD_PD Line
CLR/T Line is forced to “0”
and RxD Line is forced to “0”
or “1” (according the
UART/SPI pin level) when
carrier is not detected
Bit 14
14
Mains
Interfacing
Mode
Synchronous
Asynchronous
0
1
Asynchronous
Bit 16
Bit 15
15 to 16
Output Clock
16 MHz
8 MHz
4 MHz
Clock OFF
0
0
1
1
0
1
0
1
4 MHz
Bit 17
Active only if extended control
register is enable (Bit 21=”1”)
17
Output
Voltage Level
Freeze
Enabled
Disabled
0
1
Disabled
Bit 18
Active only if extended control
register is enable (Bit 21=”1”)
18
Header
Recognition
Disabled
Enabled
0
1
Disabled
Bit 19
Active only if header
recognition function (Bit
18=”1”) and extended control
register (Bit 21=”1”)
are enable
19
Frame Length
Count
Disabled
Enabled
0
1
Disabled
Table 12. Control register functions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com