数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EB632 数据表(PDF) 21 Page - Freescale Semiconductor, Inc

部件名 EB632
功能描述  Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M)
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

EB632 数据表(HTML) 21 Page - Freescale Semiconductor, Inc

Back Button EB632 Datasheet HTML 17Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 18Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 19Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 20Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 21Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 22Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 23Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 24Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 25Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 112 page
background image
Clock System
Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2
Freescale Semiconductor
21
6.5
CLKIN-to-CLKOUT Delay Change
For the 2K42A mask set, the CLKIN-to-CLKOUT delay is a function of frequency. For the 2K87M mask set, the
CLKIN
-to-CLKOUT delay is a not a function of frequency. Therefore, the two versions cannot be used together in a
DLL-disabled system.
6.6
Enabling the DLL
For the 2K42A, system erratum QSIU14 requires that the MSC8101 use only DLL-disabled mode and a zero-delay
buffer. To use the MSC8103 mask set 2K87M in such a design with the DLL-enabled, the zero-delay buffer must
either be placed in PLL-bypass mode or replaced.
6.7
Disabling the DLL
The 2K87M AC timing specification listed in the MSC8103 Technical Data sheet is for DLL-enabled mode only
and is therefore referenced to DLLIN. For 2K87M clock modes 5, 6, 46, and 57 only, apply the following offsets to
accommodate for the fact that the signal is referenced to CLKOUT instead of DLLIN:
For SIU outputs, add 400 ps.
For DMA outputs, add 400 ps to specification 76.
For SIU inputs, subtract 400 ps.
For DMA inputs, subtract 400 ps from specifications 72–75.
6.8
Clock Frequency Changes
lists the maximum clock frequencies for each mask set.
Note:
Refer to MSC8103 Technical Data for details on all frequency ranges and limitations.
Table 15. Maximum Clock Frequencies for Each Mask Set
Clock
2K42A Maximum Frequency
2K87M Maximum Frequency
Input Clock (CLKIN)
68.75 MHz
75 MHz
Internal Bus Clock (BCLK)
68.75 MHz
100 MHz
Output Clock (CLKOUT)
68.75 MHz
100 MHz
SCC Clock (SCLK)
68.75 MHz
100 MHz
CPM Clock (CPMCLK)
137.5 MHz
200 MHz
SC140 Core Clock (DSPCLK)
275 MHz
300 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com