数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EB632 数据表(PDF) 49 Page - Freescale Semiconductor, Inc

部件名 EB632
功能描述  Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M)
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

EB632 数据表(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button EB632 Datasheet HTML 45Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 46Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 47Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 48Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 49Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 50Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 51Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 52Page - Freescale Semiconductor, Inc EB632 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 112 page
background image
CPM
Functional Differences Between MSC8101 (Mask 2K42A) and MSC8103 (Mask 2K87M), Rev. 2
Freescale Semiconductor
49
14.4.14 TC Layer Event Register (TCERx)
The TC layer event registers (TCERx), as shown in Figure 20, records error events for each TC block. TCER event
bits are cleared by writing ones to them.
The TCER bits are described in Table 36.
14.4.15 TC Layer Mask Register (TCMRx)
The TCMRx field description is identical to that of TCER (refer to Section 14.4.14). Each bit that is set in TCMR
enables an interrupt when the corresponding bit in TCER is set.
Bit
0123
4567
8
9
10
11
12
13
14
15
Field
OR
UR
CDT
MS
PARE
ROF
TOF
EOF
COF
IOF
FOF
Reset
0
0000
0000
0000
000
R/W
R/W
Figure 20. TCERx
Table 36. TCER Field Descriptions
Name
Description
Description
OR
0
Overrun
Indicates whether the Rx FIFO is full when a
complete cell is received.
0
The Rx FIFO is not full or another complete cell is not received.
1
The Rx FIFO is full and another complete cell is received. The cell is
discarded.
UR
1
Underrun
Indicates whether there is no ATM cell to
transmit.
The interrupt is enabled only if TCMODE[URE]
is set.
0
The Tx FIFO is not empty or the cell transmission is not completed.
1
The Tx FIFO is empty and the cell transmission is completed. An idle
cell is sent. The idle cell header is 0x00000001 (I.432), whose HEC is
0x52. The idle cell payload is 0x6A (I.432).
CDT
2
Cell delineation toggled
Indicates whether the cell delineation bit
(TCGSR[CD]) bit changed.
0
TCGSR[CD] did not change.
1
TCGSR[CD] changed.
MS
3
Misplaced Tx Sync signal
Indicates whether the Tx Sync is out of place.
The first Tx Sync is by definition always in place.
0
Tx Sync is not out of place.
1
Tx Sync is out of place.
PARE
4
Parity event
Indicates whether the parity is incorrect.
0
The transmit parity from UTOPIA is correct.
1
The transmit parity from UTOPIA is wrong.
5–9
Reserved. Write to 0 for future compatibility.
ROF
10
Received cell counter overflow
Indicates that the received cells counter passed
its maximum value.
0
The received cells counter did not pass its maximum value.
1
The received cells counter passed its maximum value.
TOF
11
Transmitted cell counter overflow
Indicates that the transmitted cells counter
passed its maximum value.
0
The transmitted cells counter did not pass its maximum value.
1
The transmitted cells counter passed its maximum value.
EOF
12
Errorred cells counter overflow
Indicates that the errorred cells counter passed
its maximum value.
0
The errored cells counter did not pass its maximum value.
1
The errored cells counter passed its maximum value.
COF
13
Corrected cells counter overflow
Indicates that the corrected cells counter
passed its maximum value.
0
The corrected cells counter did not pass its maximum value.
1
The corrected cells counter passes its maximum value.
IOF
14
Tx Idle cells counter overflow
Indicates that the Tx idle cells counter passed it
maximum value.
0
The Tx idle cells counter did not pass its maximum value.
1
The Tx idle cells counter passes its maximum value.
FOF
15
Filtered cells counter overflow
Indicates that the filtered cells counter passed
its maximum value.
0
The filtered cells counter did not pass its maximum value.
1
The filtered cells counter passed its maximum value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com