CS5920 datasheet(76/160 Pages) AMCC

76 / 160 page

S5920 – PCI Product

Revision 1.01 – November 28, 2005

AMCC Confidential and Proprietary

DS1596

Data Book

ADD-ON BUS OPERATION REGISTERS

The Add-On bus interface provides access to 8

DWORDs of data, control and status information. All of

these locations are accessed by asserting the Add-On

bus chip select pin (SELECT#) and the byte-enable

pins (BE[3:0]), in conjunction with either the read or

write control enables (signal pin RD# or WR#). All reg-

isters are accessed with signals synchronous to the

Add-On clock.

This register group represents the primary method for

communication between the Add-On and PCI buses

as viewed by the Add-On. The flexibility of this

arrangement allows a number of user-defined soft-

ware protocols to be built. One should NOT read/write

from any undefined address, or the read results and

write effects cannot be guaranteed. Table 6 lists the

Add-On Bus Operation Registers.

Table 44. Operation Registers - Add-On Interface

Address

Abbreviation

0Ch

AIMB

Add-On Incoming Mailbox Register

1Ch

AOMB

Add-On Outgoing Mailbox Register

28h

APTA

Add-On Pass-Thru Address Register

2Ch

APTD

Add-On Pass-Thru Data Register

34h

AMBEF

Add-On Mailbox Empty/Full Status Register

38h

AINT

Add-On Interrupt Control/Status Register

3Ch

ARCR

Add-On Reset Control Register

60h

APTCR

Add-On Pass-Thru Configuration Register

CS5920 数据表(PDF) 76 Page - Applied Micro Circuits Corporation

CS5920 数据表(HTML) 76 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载