数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9574 数据表(PDF) 12 Page - NXP Semiconductors

部件名 PCA9574
功能描述  8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCA9574 数据表(HTML) 12 Page - NXP Semiconductors

Back Button PCA9574_V01 Datasheet HTML 8Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 9Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 10Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 11Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 12Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 13Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 14Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 15Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 29 page
background image
NXP Semiconductors
PCA9574
8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
Remark: Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin
does not match the contents of the Input port register. Only a read of the Input port register that contains the
bit(s) image of the input(s) that generated the interrupt clears the interrupt condition.
7.10 Standby
The PCA9574 goes into standby when the I2C-bus is idle. Standby supply current is lower than 1.0 μA (typical).
8 Characteristics of the I2C-bus
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data
line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor
when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.
8.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see
Figure 7).
mba607
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Figure 7. Bit transfer
8.1.1 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line
while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while
the clock is HIGH is defined as the STOP condition (P) (see Figure 8).
mba608
SDA
SCL
P
STOP condition
S
START condition
Figure 8. Definition of START and STOP conditions
8.2 System configuration
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The device that controls
the message is the ‘controller’ and the devices which are controlled by the controller are the ‘targets’ (see
Figure 9).
PCA9574
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 6.0 — 31 May 2023
12 / 29



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com