数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9574 数据表(PDF) 13 Page - NXP Semiconductors

部件名 PCA9574
功能描述  8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCA9574 数据表(HTML) 13 Page - NXP Semiconductors

Back Button PCA9574_V01 Datasheet HTML 9Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 10Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 11Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 12Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 13Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 14Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 15Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 16Page - NXP Semiconductors PCA9574_V01 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 29 page
background image
NXP Semiconductors
PCA9574
8-bit I2C-bus and SMBus, level translating, low voltage GPIO with reset and interrupt
002aaa966
CONTROLLER
TRANSMITTER/
RECEIVER
TARGET
RECEIVER
TARGET
TRANSMITTER/
RECEIVER
CONTROLLER
TRANSMITTER
CONTROLLER
TRANSMITTER/
RECEIVER
SDA
SCL
I2C-BUS
MULTIPLEXER
TARGET
Figure 9. System configuration
8.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver
is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level
put on the bus by the transmitter, whereas the controller generates an extra acknowledge related clock pulse.
A target receiver which is addressed must generate an acknowledge after the reception of each byte. Also
a controller must generate an acknowledge after the reception of each byte that has been clocked out of the
target transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-
up time and hold time must be taken into account.
A controller receiver must signal an end of data to the transmitter by not generating an acknowledge on the
last byte that has been clocked out of the target. In this event, the transmitter must leave the data line HIGH to
enable the controller to generate a STOP condition.
002aaa987
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from controller
Figure 10. Acknowledgement on the I2C-bus
9 Bus transactions
Data is transmitted to the PCA9574 registers using ‘Write Byte’ transfers (see Figure 11 and Figure 12).
Data is read from the PCA9574 registers using ‘Read Byte’ transfers (see Figure 13 and Figure 14).
PCA9574
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 6.0 — 31 May 2023
13 / 29



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com