数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT80C51RA2-RLSIV 数据表(PDF) 22 Page - International Rectifier

部件名 AT80C51RA2-RLSIV
功能描述  High Performance 8-bit Microcontroller
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IRF [International Rectifier]
网页  http://www.irf.com
标志 IRF - International Rectifier

AT80C51RA2-RLSIV 数据表(HTML) 22 Page - International Rectifier

Back Button AT80C51RA2-RLSIV Datasheet HTML 18Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 19Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 20Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 21Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 22Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 23Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 24Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 25Page - International Rectifier AT80C51RA2-RLSIV Datasheet HTML 26Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 85 page
background image
22
4188E–8051–08/06
AT/TS8xC51Rx2
Reset Value = 0000 0000b
Bit addressable
Table 6-3.
T2MOD Register
T2MOD - Timer 2 Mode Control Register (C9h)
Bit
Number
Bit
Mnemonic
Description
7TF2
Timer 2 overflow Flag
Must be cleared by software.
Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.
6EXF2
Timer 2 External Flag
Set when a capture or a reload is caused by a negative transition on T2EX pin if
EXEN2=1.
When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is
enabled.
Must be cleared by software. EXF2 doesn’t cause an interrupt in Up/down counter mode
(DCEN = 1)
5RCLK
Receive Clock bit
Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.
4TCLK
Transmit Clock bit
Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3EXEN2
Timer 2 External Enable bit
Clear to ignore events on T2EX pin for timer 2 operation.
Set to cause a capture or reload when a negative transition on T2EX pin is detected, if
timer 2 is not used to clock the serial port.
2TR2
Timer 2 Run control bit
Clear to turn off timer 2.
Set to turn on timer 2.
1C/T2#
Timer/Counter 2 select bit
Clear for timer operation (input from internal clock system: FOSC).
Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock
out mode.
0CP/RL2#
Timer 2 Capture/Reload bit
If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2
overflow.
Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1.
Set to capture on negative transitions on T2EX pin if EXEN2=1.
7
6
5
4
3
2
1
0
-
-
-
-
-
-
T2OE
DCEN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com