WM8731SEDSSLASHR datasheet(45/63 Pages) WOLFSON

45 / 63 page

WM8731 / WM8731L

Production Data

PD Rev 4.3 August 2006

3-WIRE (SPI COMPATIBLE) SERIAL CONTROL MODE

The WM8731/L can be controlled using a 3-wire serial interface. SDIN is used for the program data,

SCLK is used to clock in the program data and CSB is use to latch in the program data. The 3-wire

interface protocol is shown in Figure 33.

CSB

SCLK

SDIN

B15

B10

B11

B12

B13

B14

Figure 33 3-Wire Serial Interface

Notes:

B[15:9] are Control Address Bits

B[8:0] are Control Data Bits

CSB is edge sensitive not level sensitive. The data is latched on the rising edge of CSB.

2-WIRE SERIAL CONTROL MODE

The WM8731/L supports a 2-wire MPU serial interface. The device operates as a slave device only.

The WM8731/L has one of two slave addresses that are selected by setting the state of pin 15,

(CSB).

SDIN

SCLK

ACK

R ADDR

ACK

DATA B15-8

STOP

START

DATA B7-0

R/W

ACK

Figure 34 2-Wire Serial Interface

Notes:

B[15:9] are Control Address Bits

B[8:0] are Control Data Bits

CSB STATE

ADDRESS

0011010

0011011

Table 25 2-Wire MPU Interface Address Selection

To control the WM8731/L on the 2-wire bus the master control device must initiate a data transfer by

establishing a start condition, defined by a high to low transition on SDIN while SCLK remains high.

This indicates that an address and data transfer will follow. All peripherals on the 2-wire bus respond

to the start condition and shift in the next eight bits (7-bit address + R/W bit). The transfer is MSB

first. The 7-bit address consists of a 6-bit base address + a single programmable bit to select one of

two available addresses for this device (see table 24). If the correct address is received and the R/W

bit is ‘0’, indicating a write, then the WM8731/L will respond by pulling SDIN low on the next clock

pulse (ACK). The WM8731/L is a write only device and will only respond to the R/W bit indicating a

write. If the address is not recognised the device will return to the idle condition and wait for a new

start condition and valid address.

WM8731SEDS/R 数据表(PDF) 45 Page - Wolfson Microelectronics plc

WM8731SEDS/R 数据表(HTML) 45 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

数据表下载