数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8323ECVRADDC 数据表(PDF) 41 Page - Freescale Semiconductor, Inc

部件名 MPC8323ECVRADDC
功能描述  PowerQUICC??II Pro Integrated Communications Processor Family Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8323ECVRADDC 数据表(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button MPC8323ECVRADDC Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8323ECVRADDC Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 80 page
background image
MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
Freescale Semiconductor
41
TDM/SI
17.2
TDM/SI AC Timing Specifications
Table 47 provides the TDM/SI input and output AC timing specifications.
Figure 33 provides the AC test load for the TDM/SI.
Figure 33. TDM/SI AC Test Load
Figure 34 represents the AC timing from Table 47. Note that although the specifications generally
reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the
active edge.
Figure 34. TDM/SI AC Timing (External Clock) Diagram
Input low voltage
VIL
–0.3
0.8
V
Input current
IIN
0 V
≤ VIN ≤ OVDD
—±5
μA
Table 47. TDM/SI AC Timing Specifications1
Characteristic
Symbol2
Min
Max
Unit
TDM/SI outputs—External clock delay
tSEKHOV
212
ns
TDM/SI outputs—External clock High Impedance
tSEKHOX
210
ns
TDM/SI inputs—External clock input setup time
tSEIVKH
5ns
TDM/SI inputs—External clock input hold time
tSEIXKH
2ns
Notes:
1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings
are measured at the pin.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tSEKHOX symbolizes the TDM/SI
outputs external timing (SE) for the time tTDM/SI memory clock reference (K) goes from the high state (H) until outputs (O)
are invalid (X).
Table 46. TDM/SI DC Electrical Characteristics (continued)
Characteristic
Symbol
Condition
Min
Max
Unit
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
TDM/SICLK (Input)
tSEIXKH
tSEIVKH
tSEKHOV
Input Signals:
TDM/SI
(See Note)
Output Signals:
TDM/SI
(See Note)
Note: The clock edge is selectable on TDM/SI.
tSEKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com