MPC8323ECVRADDC datasheet(64/80 Pages) FREESCALE

64 / 80 page

MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0

Freescale Semiconductor

Clocking

See the “QUICC Engine PLL Multiplication Factor” section and the “QUICC Engine PLL Division

Factor” section in the MPC8323E PowerQUICC™ II Pro Communications Processor Reference Manual

for more information.

The DDR SDRAM memory controller will operate with a frequency equal to twice the frequency of

csb_clk. Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR

clock divider (

÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However,

the data rate is the same frequency as ddr_clk.

The local bus memory controller will operate with a frequency equal to the frequency of csb_clk. Note that

lbc_clk is not the external local bus frequency; lbc_clk passes through the LBC clock divider to create the

external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBC clock divider ratio is

controlled by LCCR[CLKDIV]. See the “LBC Bus Clock and Clock Ratios” section in the MPC8323E

PowerQUICC™ II Pro Communications Processor Reference Manual for more information.

In addition, some of the internal units may be required to be shut off or operate at lower frequency than

the csb_clk frequency. These units have a default clock ratio that can be configured by a memory mapped

frequency. Refer to the “System Clock Control Register (SCCR)” section in the MPC8323E

PowerQUICC™ II Pro Communications Processor Reference Manual for a detailed description.

NOTE

Setting the clock ratio of these units must be performed prior to any access

to them.

Table 57 provides the operating frequencies for the 8323E PBGA under recommended operating

conditions (see Table 2).

Table 56. Configurable Clock Units

Unit

Default

Frequency

Options

Security core, I2C, SAP, TPR

csb_clk

Off,

csb_clk/2, csb_clk/3

PCI and DMA complex

csb_clk

Off,

csb_clk

Table 57. Operating Frequencies for PBGA

Characteristic1

1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk, MCLK,

LCLK[0:2], and

core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.

Max Operating Frequency

Unit

e300 core frequency (

core_clk)333

MHz

Coherent system bus frequency (

csb_clk)133

MHz

QUICC Engine frequency (

ce_clk)200

MHz

DDR1/DDR2 memory bus frequency (MCLK)2

2 The DDR1/DDR2 data rate is 2x the DDR1/DDR2 memory bus frequency.

133

MHz

Local bus frequency (LCLK

n)3

3 The local bus frequency is 1/2, 1/4, or 1/8 of the lb_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the

csb_clk frequency (depending on RCWL[LBCM]).

MHz

PCI input frequency (CLKIN or PCI_CLK)

MHz

MPC8323ECVRADDC 数据表(PDF) 64 Page - Freescale Semiconductor, Inc

MPC8323ECVRADDC 数据表(HTML) 64 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载

链接网址

MPC8323ECVRADDC 数据表(PDF) 64 Page - Freescale Semiconductor, Inc

MPC8323ECVRADDC 数据表(HTML) 64 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表 下载

链接网址

数据表下载