| 数据搜索系统,热门电子元器件搜索 |
|
MPC8323ECVRADDC 数据表(PDF) 6 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8323ECVRADDC 数据表(HTML) 6 Page - Freescale Semiconductor, Inc |
|
6 / 80 page ![]() MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0 6 Freescale Semiconductor Electrical Characteristics 2 Electrical Characteristics This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications. 2.1 Overall DC Electrical Characteristics This section covers the ratings, conditions, and other characteristics. 2.1.1 Absolute Maximum Ratings Table 1 provides the absolute maximum ratings. Table 1. Absolute Maximum Ratings1 Characteristic Symbol Max Value Unit Notes Core supply voltage VDD –0.3 to 1.26 V PLL supply voltage AVDDn –0.3 to 1.26 V DDR1 and DDR2 DRAM I/O voltage GVDD –0.3 to 2.75 –0.3 to 1.98 V PCI, local bus, DUART, system control and power management, I2C, SPI, MII, RMII, MII management, and JTAG I/O voltage OVDD –0.3 to 3.6 V Input voltage DDR1/DDR2 DRAM signals MVIN –0.3 to (GVDD + 0.3) V 2, 4 DDR1/DDR2 DRAM reference MVREF –0.3 to (GVDD + 0.3) V 2, 4 Local bus, DUART, CLKIN, system control and power management, I2C, SPI, and JTAG signals OVIN –0.3 to (OVDD + 0.3) V 3, 4 PCI OVIN –0.3 to (OVDD + 0.3) V 5 Storage temperature range TSTG –55 to 150 °C Notes: 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences. 3. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences. 4. (M,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2. 5. OVIN on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |