| 数据搜索系统,热门电子元器件搜索 |
|
MPC8323ECVRADDC 数据表(PDF) 67 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8323ECVRADDC 数据表(HTML) 67 Page - Freescale Semiconductor, Inc |
|
67 / 80 page ![]() MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0 Freescale Semiconductor 67 Clocking 22.5 Core PLL Configuration RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300 core clock (core_clk). Table 60 shows the encodings for RCWL[COREPLL]. COREPLL values not listed in Table 60 should be considered reserved. NOTE Core VCO frequency = core frequency × VCO divider VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 500–800 MHz. Table 60. e300 Core PLL Configuration RCWL[COREPLL] core_clk : csb_clk Ratio VCO Divider 0-1 2-5 6 nn 0000 n PLL bypassed (PLL off, csb_clk clocks core directly) PLL bypassed (PLL off, csb_clk clocks core directly) 00 0001 01:1 ÷2 01 0001 01:1 ÷4 10 0001 01:1 ÷8 11 0001 01:1 ÷8 00 0001 11.5:1 ÷2 01 0001 11.5:1 ÷4 10 0001 11.5:1 ÷8 11 0001 11.5:1 ÷8 00 0010 02:1 ÷2 01 0010 02:1 ÷4 10 0010 02:1 ÷8 11 0010 02:1 ÷8 00 0010 12.5:1 ÷2 01 0010 12.5:1 ÷4 10 0010 12.5:1 ÷8 11 0010 12.5:1 ÷8 00 0011 03:1 ÷2 01 0011 03:1 ÷4 10 0011 03:1 ÷8 11 0011 03:1 ÷8 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |