| 数据搜索系统,热门电子元器件搜索 |
|
ADC3908CSSS 数据表(PDF) 50 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3908CSSS 数据表(HTML) 50 Page - Texas Instruments |
|
50 / 131 page ![]() 6.5 Programming The device is primarily configured and controlled using the serial programming interface (SPI). After initial power up, the default operating configuration is shown in Table 6-4. Table 6-4. Default device configuration after power up FEATURE DEFAULT Signal Input Differential Reference Internal Channel Corrections Disabled Decimation Disabled Comparators Disabled Statistics Engine Disabled Interface DDR, 10 lanes Output Format Two's Complement 6.5.1 Configuration using the SPI interface The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock) and SDIO (serial interface data input/output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data input are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 16th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 16bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20MHz down to low speeds (of a few hertz) and also with a non-50% SCLK duty cycle. 6.5.1.1 Register Write The internal registers can be programmed following these steps: 1. Drive the SEN pin low 2. Set the R/W bit to 0. 3. Initiate a serial interface cycle by specifying the address of the register (A[14:0]) whose content is written 4. Write the 8-bit data that are latched in on the SCLK rising edges Figure 6-33 show the timing requirements for the serial register write operation. A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 Register Address <14:0> Register Data <7:0> tSCLK tS,SDIO tH,SDIO tH,SEN A7 A6 A12 A11 A10 A9 A8 A14 A13 SDATA SCLK SEN tS,SEN 0 R/W Figure 6-33. Serial Register Write Timing Diagram ADC3910D025, ADC3910D065, ADC3910D125 ADC3910S025, ADC3910S065, ADC3910S125 SBASAD1A – DECEMBER 2023 – REVISED MAY 2024 www.ti.com 50 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: ADC3910D025 ADC3910D065 ADC3910D125 ADC3910S025 ADC3910S065 ADC3910S125 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |