数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADC3908CSSS 数据表(PDF) 78 Page - Texas Instruments

部件名 ADC3908CSSS
功能描述  ADC3910Dx and ADC3910Sx 10-bit, 25 to 125MSPS Low Latency, Low Power, Small, Single and Dual Channel ADC with Integrated Input Buffers
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADC3908CSSS 数据表(HTML) 78 Page - Texas Instruments

Back Button ADC3908CSSS Datasheet HTML 74Page - Texas Instruments ADC3908CSSS Datasheet HTML 75Page - Texas Instruments ADC3908CSSS Datasheet HTML 76Page - Texas Instruments ADC3908CSSS Datasheet HTML 77Page - Texas Instruments ADC3908CSSS Datasheet HTML 78Page - Texas Instruments ADC3908CSSS Datasheet HTML 79Page - Texas Instruments ADC3908CSSS Datasheet HTML 80Page - Texas Instruments ADC3908CSSS Datasheet HTML 81Page - Texas Instruments ADC3908CSSS Datasheet HTML 82Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 131 page
background image
Table 6-86. DEV_CFG_4 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
0
8BIT_EN
R/W
0h
ADC resolution
0b = 10-bit resolution
1b = 8-bit resolution
6.6.1.81 GBL_CLK_CFG_1 Register (Address = 484h) [Reset = 0h]
Return to the Summary Table.
Table 6-87. GBL_CLK_CFG_1 Register Field Descriptions
Bit
Field
Type
Reset
Description
1
CLK_GBL
R/W
0h
Global clock enable. Controls clock for digital block
0b = Gates clock to digital
1b = Ungates clock to digital
0
RESERVED
R
0h
6.6.1.82 GBL_CLK_CFG_2 Register (Address = 4BEh) [Reset = 00h]
Return to the Summary Table.
Table 6-88. GBL_CLK_CFG_2 Register Field Descriptions
Bit
Field
Type
Reset
Description
7:6
CLK_STATS
R/W
0h
Controls clock to statistics engine
00b = Disables clock to statistics engine
11b = Enables clock to statistics engine
5:4
CLK_COMP
R/W
0h
Controls clock to comparator
00b = Disables clock to comparator
11b = Enables clock to comparator
3:2
CLK_DEC
R/W
0h
Controls clock to decimation
00b = Disables clock to decimation
11b = Enables clock to decimation
1:0
CLK_CC
R/W
0h
Controls clock to channel corrections
00b = Disables clock to channel corrections
11b = Enables clock to channel corrections
6.6.1.83 GBL_CLK_CFG_3 Register (Address = 4BFh) [Reset = 0h]
Return to the Summary Table.
Table 6-89. GBL_CLK_CFG_3 Register Field Descriptions
Bit
Field
Type
Reset
Description
1:0
CLK_OUT
R/W
0h
Controls clock to digital output block
00b = Disables clock to digital output
11b = Enables clock to digital output
ADC3910D025, ADC3910D065, ADC3910D125
ADC3910S025, ADC3910S065, ADC3910S125
SBASAD1A – DECEMBER 2023 – REVISED MAY 2024
www.ti.com
78
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3910D025 ADC3910D065 ADC3910D125 ADC3910S025 ADC3910S065 ADC3910S125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com