数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR910FAM32X6 数据表(PDF) 59 Page - STMicroelectronics

部件名 STR910FAM32X6
功能描述  ARM966E-S??16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR910FAM32X6 数据表(HTML) 59 Page - STMicroelectronics

Back Button STR910FAM32X6 Datasheet HTML 55Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 56Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 57Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 58Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 59Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 60Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 61Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 62Page - STMicroelectronics STR910FAM32X6 Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 78 page
background image
STR91xFA
Electrical characteristics
59/78
Critical Data corruption (control registers...)
Prequalification trials:
Most of the common failures (unexpected reset and program counter corruption) can be
reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1
second.
To complete these trials, ESD stress can be applied directly on the device, over the range of
specification values. When unexpected behavior is detected, the software can be hardened to
prevent unrecoverable errors occurring (see application note AN1015).
6.12.7 Electrical Sensitivities
Notes:
1.
Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC
specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the
JEDEC criteria (international standard).
6.13
External memory bus timings
VDDQ = 2.7 - 3.6V, VDD = 1.65 - 2V, TA = -40 / 85 °C, CL= 30 pF unless otherwise specified.
Table 24.
EMI Bus Clock Period
Notes: 1 The internal EMI Bus clock signal is available externally only on LFBGA144 packages (ball M8),
and not available on LQFP packages.
2 EMI_ratio =1/ 2 by default (can be programmed to be 1 by setting the proper bits in the
SCU_CLKCNTR register)
Table 25.
EMI read operation
Symbol
Parameter
Conditions
Class 1)
LU
Static latch-up class
TA=+25°C
A
DLU
Dynamic latch-up class
VDDQ=3.3V, VDD=1.8V,
fOSC/fCPUCLK=4 MHz/96 MHz
A
Symbol
Parameter
Value
tBCLK
EMI Bus Clock period
1 /(fHCLK x EMI_ratio)
Symbol
Parameter
Value
Unit
Min
Max
tRCR
Read to CSn inactive
-1
+1
ns
tRP
Read Pulse Width
(WSTRD-WSTOEN+1) x
tBCLK - 1
(WSTRD-WSTOEN+1) x
tBCLK + 1
ns
tRDS
Read Data Setup Time
4
ns
tRDH
Read Data Hold Time
0
ns
tRAS
Read Address Setup Time
(WSTOEN) x tBCLK- 1
(WSTOEN) x tBCLK + 1
ns
tRAH
Read Address Hold Time
0
ns
tAW
ALE pulse width
(ALE_LENGTH) x tBCLK - 1
(ALE_LENGTH) x tBCLK + 1
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com